Prosecution Insights
Last updated: October 02, 2026
Application No. 18/687,116

COMMON DATA STROBE AMONG MULTIPLE MEMORY DEVICES

Non-Final OA §112
Filed
Feb 27, 2024
Priority
Sep 07, 2021 — provisional 63/241,171 +3 more
Examiner
DARE, RYAN A
Art Unit
2132
Tech Center
2100 — Computer Architecture & Software
Assignee
Rambus Inc.
OA Round
3 (Non-Final)
76%
Grant Probability
Favorable
3-4
OA Rounds
11m
Est. Remaining
84%
With Interview

Examiner Intelligence

Grants 76% — above average
76%
Career Allowance Rate
449 granted / 591 resolved
+21.0% vs TC avg
Moderate +8% lift
Without
With
+8.1%
Interview Lift
resolved cases with interview
Typical timeline
3y 6m
Avg Prosecution
18 currently pending
Career history
617
Total Applications
across all art units

Statute-Specific Performance

§101
6.6%
-33.4% vs TC avg
§103
48.7%
+8.7% vs TC avg
§102
31.7%
-8.3% vs TC avg
§112
8.9%
-31.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 591 resolved cases

Office Action

§112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Objections Claim 2 is objected to because of the following informalities: The last line contains an extra period. Appropriate correction is required. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 2, 4-5, 12-15, and 17-20 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 2 recites the limitation “during read operations” in line 4. It is unclear if it is intended to refer to the same read operations of claim 1, line 10. Claims 4-5 depend from claim 2, and do not resolve the deficiencies of the parent claim, and are therefore also rejected. Claim 12 recites the limitation “during read operations” in line 5. It is unclear if it is intended to refer to the same read operations of claim 10, line 6. Claims 13-15 depend from claim 12, and do not resolve the deficiencies of the parent claim, and are therefore also rejected. Claim 17 recites the limitation "the second data" in lines 3 and 5. There is insufficient antecedent basis for this limitation in the claim. Claims 18-20 depend from claim 17, and do not resolve the deficiencies of the parent claim, and are therefore also rejected. Allowable Subject Matter Claims 1, 3, 6-11, and 16 are allowed. The following is an examiner’s statement of reasons for allowance: With respect to independent claim 1, no prior art of record teaches “circuitry to configure the first memory device to transmit the second data strobe signal to the memory controller via the single pair of signal conductors, and to configure each other memory device of the at least two separate memory devices to be disabled from transmitting the second data strobe signal via the single pair of signal conductors while the first memory device transmits the second data strobe signal,” in combination with the rest of the claim limitations. With respect to independent claim 10, no prior art of record teaches “circuitry to configure the first memory device of the plurality of memory devices to transmit the second data strobe signal to the memory controller via the single pair of signal conductors, and to configure each other memory device of the plurality of memory devices to be disabled from transmitting the second data strobe signal via the single pair of signal conductors while the first memory device transmits the second data strobe signal,” in combination with the rest of the claim limitations. With respect to independent claim 16, no prior art of record teaches “configuring, by the memory controller, a first memory device of the plurality of memory devices to transmit a second data strobe signal to the memory controller via the single pair of signal conductors during read operations; configuring, by the memory controller, each other memory device of the plurality of memory devices to be disabled from transmitting the second data strobe signal via the single pair of signal conductors while the first memory device transmits the second data strobe signal,” in combination with the rest of the claim limitations. The remaining claims mentioned in the header, but not specifically addressed, depend from the above independent claims and are allowably by virtue of their dependence on the allowed base claim. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Stephens, Jr., US Patent 8,897,053 teaches a common data strobe arrangement among DRAMs. Any inquiry concerning this communication or earlier communications from the examiner should be directed to RYAN DARE whose telephone number is (571)272-4069. The examiner can normally be reached M-F 9:00-5:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Hosain Alam can be reached at 571-272-3978. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /RYAN DARE/Examiner, Art Unit 2132 /HOSAIN T ALAM/Supervisory Patent Examiner, Art Unit 2132
Read full office action

Prosecution Timeline

Feb 27, 2024
Application Filed
Jul 18, 2025
Non-Final Rejection mailed — §112
Oct 16, 2025
Response Filed
Feb 11, 2026
Final Rejection mailed — §112
Apr 30, 2026
Request for Continued Examination
May 01, 2026
Response after Non-Final Action
Jul 02, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12748543
AUTOMATIC DATA MOVER SELECTION IN INFORMATION PROCESSING SYSTEM ENVIRONMENT
3y 9m to grant Granted Sep 29, 2026
Patent 12748559
MEMORY DEVICE
3y 2m to grant Granted Sep 29, 2026
Patent 12743229
EARLY READ OPERATION FOR STORAGE DEVICES WITH INDEPENDENT PLANES AND PLANE GROUPS
3y 6m to grant Granted Sep 22, 2026
Patent 12743378
Address Range Based Memory Hints for Prefetcher, Cache and Memory Controller
3y 4m to grant Granted Sep 22, 2026
Patent 12743216
OPTIMIZING FOR ENERGY EFFICIENCY VIA NEAR MEMORY COMPUTE IN SCALABLE DISAGGREGATED MEMORY ARCHITECTURES
3y 5m to grant Granted Sep 22, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
76%
Grant Probability
84%
With Interview (+8.1%)
3y 6m (~11m remaining)
Median Time to Grant
High
PTA Risk
Based on 591 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month