Prosecution Insights
Last updated: July 17, 2026
Application No. 18/691,810

Light-Emitting Substrate and Method of Manufacturing the Same, and Display Apparatus

Non-Final OA §102§103
Filed
Mar 13, 2024
Priority
Sep 30, 2022 — nonprovisional of PCTCN2022123422
Examiner
DIAZ, JOSE R
Art Unit
2815
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
BOE Technology Group Co., Ltd.
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
820 granted / 946 resolved
+18.7% vs TC avg
Moderate +8% lift
Without
With
+7.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
14 currently pending
Career history
968
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
56.2%
+16.2% vs TC avg
§102
18.7%
-21.3% vs TC avg
§112
3.2%
-36.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 946 resolved cases

Office Action

§102 §103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1 and 3-5 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Saitoh et al. (US 20180314099). Regarding claim 1, Saitoh discloses a light-emitting substrate (GS), having a display region (AA) and a peripheral region (NAA) located on at least one side of the display region (AA) , the peripheral region (NAA) including a first peripheral region (NAA), the first peripheral region and the display region (AA) being spaced apart (11a) in a first direction [Figs. 1-3], the light-emitting substrate comprising: a substrate (GS) [Figs. 3 and 9]; a first conductive layer (18) disposed on the substrate [Figs. 8-9], the first conductive layer including a plurality of signal lines (11J) located in the display region [Figs. 2 and 9, and paragraph 0057]; an insulating layer (19/20) covering the plurality of signal lines [Fig. 9]; and a second conductive layer (21) disposed on the insulating layer [Fig. 9]; wherein the insulating layer (19/20) includes a first insulating layer (19) and a second insulating layer (20) sequentially stacked in a direction away from the substrate (GS) [Fig. 9]; and at least between the first peripheral region (NAA) and the display region (AA) [Fig. 8], at least part of edges (E1) of the first insulating layer (19) exceeds an edge (E2) of the second insulating layer (20) [Fig. 9, annotated below]. [AltContent: textbox (E2)][AltContent: textbox (E2)][AltContent: arrow][AltContent: arrow][AltContent: textbox (E1)][AltContent: arrow][AltContent: arrow][AltContent: connector][AltContent: connector] PNG media_image1.png 416 796 media_image1.png Greyscale Regarding claim 3, Saitoh discloses wherein the at least part of the edges (E1) of the first insulating layer (19) includes a first slope surface; the edge (E2) of the second insulating layer (20) includes a second slope surface; and the first slope surface (E1) and the second slope surface (E2) are connected through a first plane (interface between 19 and 20) along of the first insulation layer (top surface of layer 19) [Fig. 9, annotated above]. Regarding claim 4, Saitoh discloses wherein the second conductive layer (21) includes a plurality of pads (21) located in the display region [Figs. 4, 6 and 7], the plurality of signal lines (11J) and the plurality of pads (21) are located in the display region [Figs. 4, 6 and 7], and the plurality of signal lines (11J) extend along the first direction and are arranged at intervals along a second direction, the second direction intersecting the first direction [Figs. 2 and 8]; and the light- emitting substrate comprises: a plurality of conductive portions (29) located in the first peripheral region (NAA), the plurality of conductive portions being located in the second conductive layer (21) [Fig. 8]; wherein an end of a conductive portion (29) close to the display region (AA) overlaps edges of the first insulating layer (19) and the second insulating layer (20), extends to the display region, and penetrates through the insulating layer (19/20) to be connected to a signal line (11J) [Figs. 8-9]. Regarding claim 5, Saitoh discloses wherein the second insulating layer (20) is located in the first peripheral region (NAA), and is located between the substrate (GS) and the conductive portions (21/29) [Figs. 8-9]. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 2 is rejected under 35 U.S.C. 103 as being unpatentable over Saitoh et al. (US 20180314099). Regarding claim 2, Saitoh discloses wherein at least between the first peripheral region and the display region, a slope angle of the at least part of the edges of the first insulating layer (19) and a slope angle of the edge of the second insulating layer (20) are each less than or equal to 45 [Fig. 11 and paragraph 0069, 0073 and 0075]. The court has held that in the case where the claimed ranges “overlap or lie inside ranges disclosed by the prior art” a prima facie case of obviousness exists. In re Wertheim, 541F.2d 257,191 USPQ 90 (CCPA 1976); In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990). Allowable Subject Matter Claims 25-27 are allowed. Claims 6, 8, 10, 12, 14, 16-18, 20-22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Pang et al. (US 2022/0352297) discloses a display comprising a peripheral region (BB) [Figs. 2 and 3] Correspondence Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOSE R DIAZ whose telephone number is (571)272-1727. The examiner can normally be reached Monday-Friday. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Joshua Benitez can be reached at 571-270-1435. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Jose R Diaz/Primary Examiner, Art Unit 2815
Read full office action

Prosecution Timeline

Mar 13, 2024
Application Filed
Jul 01, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685188
Multi-Die Integrated Circuit Device with a Spark Gap
2y 5m to grant Granted Jul 14, 2026
Patent 12677677
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE, AND ELECTRONIC APPARATUS
3y 4m to grant Granted Jul 07, 2026
Patent 12672351
ARRAY SUBSTRATE, DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
2y 7m to grant Granted Jun 30, 2026
Patent 12660439
DISPLAY DEVICE
3y 7m to grant Granted Jun 16, 2026
Patent 12660652
PACKAGE BASE SUBSTRATE AND SEMICONDUCTOR PACKAGE INCLUDING THE SAME
3y 6m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
94%
With Interview (+7.8%)
2y 5m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 946 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month