Prosecution Insights
Last updated: August 02, 2026
Application No. 18/711,220

TECHNIQUES FOR CONTROLLING VECTOR PROCESSING OPERATIONS

Non-Final OA §102
Filed
May 17, 2024
Priority
Nov 25, 2021 — GB 2117039.4 +1 more
Examiner
VICARY, KEITH E
Art Unit
2183
Tech Center
2100 — Computer Architecture & Software
Assignee
ARM Limited
OA Round
1 (Non-Final)
58%
Grant Probability
Moderate
1-2
OA Rounds
1y 8m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 58% of resolved cases
58%
Career Allowance Rate
399 granted / 691 resolved
+2.7% vs TC avg
Strong +41% interview lift
Without
With
+41.2%
Interview Lift
resolved cases with interview
Typical timeline
3y 11m
Avg Prosecution
41 currently pending
Career history
738
Total Applications
across all art units

Statute-Specific Performance

§101
7.4%
-32.6% vs TC avg
§103
48.1%
+8.1% vs TC avg
§102
7.1%
-32.9% vs TC avg
§112
32.9%
-7.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 691 resolved cases

Office Action

§102
DETAILED ACTION This office action is in response to the reply filed on 12/05/2025. Claims 1-19 are pending in the application, with claims 2-6, 8-13, and 16-17 having been withdrawn. Claims 1, 7, 14-15, and 18-19 have therefore been examined. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1, 7, 14-15, and 18-19 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Bjorklund (U.S. Publication 2010/0312988). Regarding claims 1 and 18-19, Bjorklund discloses a processing apparatus comprising: decoder circuitry configured to generate control signals in response to an instruction [paragraph 0078; an instruction is decoded]; processing circuitry comprising a plurality of processing lanes, wherein the processing circuitry is configured, in response to the control signals, to perform a vector processing operation in each processing lane of the plurality of processing lanes [paragraphs 0053, 0078; processing occurs in multiple lanes in response to the decoded instruction] for which a per-lane mask indicates that processing for that processing lane is enabled [paragraphs 0068, 0070; a per-lane mask is used to determine whether execution occurs in each lane]; and control circuitry to monitor each processing lane of the plurality of processing lanes for each instruction of a plurality of instructions performed in the plurality of processing lanes and to modify the per-lane mask for a processing lane of the plurality of processing lanes in response to a processing state of the processing lane meeting one or more predetermined conditions [paragraphs 0020, 0033; each processing lane is monitored and the mask is modified based on conditions]. Regarding claim 7, Bjorklund discloses the processing apparatus of claim 1, wherein: the decoder circuitry is responsive to an update-condition instruction specifying a new condition to generate update-condition control signals [paragraph 0033; an instruction is executed that sets the condition codes]; and the processing circuitry is configured, in response to the update-condition control signals, to set the new condition as one of the one or more predetermined conditions [paragraph 0033; the instruction updates the condition codes that are stored]. Regarding claim 14, Bjorklund discloses the processing apparatus of claim 1 wherein: the decode circuitry is responsive to a set-mask instruction specifying a new per-lane mask to generate set-mask control signals [paragraph 0033; an instruction is executed that sets the condition codes]; and the processing circuitry is configured, in response to the set-mask control signals, to set the new per-lane mask as the per-lane mask [paragraph 0033; the instruction updates the condition codes that are stored]. Regarding claim 15, Bjorklund discloses the processing apparatus of claim 1 wherein: the decode circuitry is responsive to a reset-condition instruction to generate reset-condition control signals [paragraphs 0021-0022; a skip end instruction is executed]; and the processing circuitry is configured, in response to the reset-condition control signals to set the predetermined condition to a default predetermined condition [paragraphs 0021-0022; the skip end instruction clears the skip indicator]. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Corey Faherty whose telephone number is (571)270-1319. The examiner can normally be reached weekdays between 7:30 and 4:00 ET, with every other Friday off. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jyoti Mehta can be reached at (571) 270-3995. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /COREY S FAHERTY/Primary Examiner, Art Unit 2183
Read full office action

Prosecution Timeline

May 17, 2024
Application Filed
Apr 28, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12688397
PARTITIONABLE DIGITAL HARDWARE SYSTEM FOR IMPLEMENTING RECURRENT NEURAL NETWORKS
5y 2m to grant Granted Jul 21, 2026
Patent 12663994
Supporting Multiple Vector Lengths with Configurable Vector Register File
2y 11m to grant Granted Jun 23, 2026
Patent 12663990
Apparatus and Method for Remote Atomic Floating Point Operations
2y 2m to grant Granted Jun 23, 2026
Patent 12657031
Coprocessor Prefetcher
1y 10m to grant Granted Jun 16, 2026
Patent 12608336
SINGLE INSTRUCTION MULTIPLE DISPATCHES FOR SHORT KERNELS IN A RECONFIGURABLE PARALLEL PROCESSOR
2y 9m to grant Granted Apr 21, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
58%
Grant Probability
99%
With Interview (+41.2%)
3y 11m (~1y 8m remaining)
Median Time to Grant
Low
PTA Risk
Based on 691 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month