Prosecution Insights
Last updated: August 16, 2026
Application No. 18/716,706

PHOTODETECTOR

Non-Final OA §102§103
Filed
Jun 05, 2024
Priority
Dec 14, 2021 — nonprovisional of PCTJP2021046114
Examiner
CULLEN, PATRICK LAWRENCE
Art Unit
2899
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Nippon Telegraph and Telephone Corporation
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
1y 3m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
14 granted / 17 resolved
+14.4% vs TC avg
Strong +30% interview lift
Without
With
+30.0%
Interview Lift
resolved cases with interview
Typical timeline
3y 5m
Avg Prosecution
32 currently pending
Career history
73
Total Applications
across all art units

Statute-Specific Performance

§103
73.5%
+33.5% vs TC avg
§102
10.9%
-29.1% vs TC avg
§112
15.6%
-24.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 17 resolved cases

Office Action

§102 §103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 Claim(s) 1-3 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Yoshimatsu (JP 6247169). Regarding claim 1, Yoshimatsu teaches a photodetector comprising: a substrate; a light-receiving unit installed on the substrate, the light-receiving unit converting an input optical signal into an electric signal; at least one of an anode electrode pad electrically connected to an anode of the light- receiving unit; at least one of a cathode electrode pad electrically connected to a cathode of the light- receiving unit; a ground pad provided on each of both sides of the anode electrode pad and the cathode electrode pad; at least one of a second ground pad installed outside the ground pad; and a wiring pattern electrically connects the ground pad and the second ground pad (Figs. 1-2C and [0041] point to an optical receiver circuit 10 (photodetector) comprising a submount 11 (substrate), a photodiode PD2 (light-receiving unit), an anode electrode A_2 connected to a wiring pattern 101_2 (anode electrode pad), a cathode electrode K_2 connected to a wiring pattern 103_2 (cathode electrode pad), wiring patterns 102_2 & 102_3 (ground pad), wiring patterns 102_1 & 102_4 (second ground pad), and a wiring pattern 102_6 (a wiring pattern).). Regarding claim 2, Yoshimatsu teaches a second wiring pattern, the second wiring pattern electrically connecting the ground pad adjacent to the anode electrode pad and the ground pad adjacent to the cathode electrode pad (Figs. 1-2A point to the wiring patterns 102_2 and 102_3.). Regarding claim 3, Yoshimatsu teaches a photodetector, comprising: a substrate; a light-receiving unit installed on the substrate, the light-receiving unit converting an input optical signal into an electric signal; at least one of an anode electrode pad electrically connected to an anode of the light- receiving unit; at least one of a cathode electrode pad electrically connected to a cathode of the light- receiving unit; and a ground pad provided on each of both sides of the anode electrode pad and the cathode electrode pad , wherein a length of the ground pad in a longitudinal direction is twice or more a length of the ground pad in a width direction (Figs. 1-2C and [0041] point to an optical receiver circuit 10 (photodetector) comprising a submount 11 (substrate), a photodiode PD2 (light-receiving unit), an anode electrode A_2 connected to a wiring pattern 101_2 (anode electrode pad), a cathode electrode K_2 connected to a wiring pattern 103_2 (cathode electrode pad), and wiring patterns 102_2 & 102_3 (ground pad).). Claim Rejections - 35 USC § 103 Claim(s) 4-6 are rejected under 35 U.S.C. 103 as being unpatentable over Yoshimatsu (JP 6247169) in further view of Karasawa (PGPub No. 20200335542). Regarding claim 4, Karasawa teaches wherein the photodetector is any one of a back incident type photodiode, a front incident type photodiode, and an end surface incident type photodiode (Fig. 1 points to a front surface incidence type solid-state photodetector 10 which includes photoelectric converters 11 (photodiodes).). Thus, it would have been obvious to a person of ordinary skill in the art (POSITA) prior to the filing date of the claimed invention to combine the teachings of Yoshimatsu and Karasawa, such that the photodetector is a front incident type photodiode in order to provide a solid-state photodetector capable of significantly reducing or preventing multiple reflection interference in a surface film that protects a light receiving surface. Regarding claim 5, Karasawa teaches wherein the photodetector is any one of a back incident type photodiode, a front incident type photodiode, and an end surface incident type photodiode (Fig. 1 points to a front surface incidence type solid-state photodetector 10 which includes photoelectric converters 11 (photodiodes).). Thus, it would have been obvious to a POSITA prior to the filing date of the claimed invention to combine the teachings of Yoshimatsu and Karasawa, such that the photodetector is a front incident type photodiode in order to provide a solid-state photodetector capable of significantly reducing or preventing multiple reflection interference in a surface film that protects a light receiving surface. Regarding claim 6, Karasawa teaches wherein the photodetector is any one of a back incident type photodiode, a front incident type photodiode, and an end surface incident type photodiode (Fig. 1 points to a front surface incidence type solid-state photodetector 10 which includes photoelectric converters 11 (photodiodes).). Thus, it would have been obvious to a POSITA prior to the filing date of the claimed invention to combine the teachings of Yoshimatsu and Karasawa, such that the photodetector is a front incident type photodiode in order to provide a solid-state photodetector capable of significantly reducing or preventing multiple reflection interference in a surface film that protects a light receiving surface. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patrick L Cullen whose telephone number is (703)756-1221. The examiner can normally be reached Monday - Friday, 8:30AM - 5PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dale Page can be reached at (571)270-7877. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PATRICK CULLEN/ Assistant Examiner, Art Unit 2899 /DALE E PAGE/Supervisory Patent Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Jun 05, 2024
Application Filed
Jun 24, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12702011
ANTENNA PROTECTION ON DUMMY METAL FILLS
4y 2m to grant Granted Aug 04, 2026
Patent 12701996
FILM PACKAGE
3y 11m to grant Granted Aug 04, 2026
Patent 12702028
Semiconductor Package with Local Interconnect and Chiplet Integration
3y 4m to grant Granted Aug 04, 2026
Patent 12610756
METHOD OF MANUFACTURING NITRIDE SEMICONDUCTOR DEVICE
3y 10m to grant Granted Apr 21, 2026
Patent 12599019
EMBEDDED PACKAGING STRUCTURE AND MANUFACTURING METHOD THEREOF
3y 9m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
99%
With Interview (+30.0%)
3y 5m (~1y 3m remaining)
Median Time to Grant
Low
PTA Risk
Based on 17 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month