Prosecution Insights
Last updated: October 25, 2026
Application No. 18/731,568

QUANTUM DEVICE AND QUANTUM DEVICE MANUFACTURING METHOD

Non-Final OA §102
Filed
Jun 03, 2024
Priority
Jun 21, 2023 — JP 2023-101575
Examiner
CHIN, EDWARD
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
NEC Corporation
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
616 granted / 705 resolved
+19.4% vs TC avg
Moderate +6% lift
Without
With
+6.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
29 currently pending
Career history
726
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
58.7%
+18.7% vs TC avg
§102
32.9%
-7.1% vs TC avg
§112
7.1%
-32.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 705 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement filed on 06/03/24 has been received and is being considered. Detailed Action This office action is in response to applicant’s communication filed on 09/29/26. Claims 1-16 are pending in this application. Claims 9-16 have been withdrawn from examination. Restriction/Election Applicants have elected claims 1-8 for examination. Non-elected claims 9-16 have been withdrawn from examination. Claim Rejections Under 35 U.S.C. §102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-8 are rejected under 35 U.S.C. §102(a)(1) and (a)(2) as being unpatentable over Adiga (US 20200203424 A1). Regarding claim 1, Adiga discloses at least at fig. 3, a quantum device comprising: a first chip including a quantum bit including a band-shaped pattern extending in a first direction (see figs 2 and 3, 200); and a second chip including a band-shaped readout pad extending in a second direction different from the first direction (see readout pads with perpendicular orientations), wherein the readout pad faces and intersects with the band-shaped pattern (see fig 3 with overlap). Regarding claim 2, Adiga discloses the quantum device according to claim 1, wherein the readout pad has a first pair of parallel sides that intersect with the band-shaped pattern, and a second pair of sides that do not intersect with the band-shaped pattern (see T shape with two sides intersecting and two sides in parallel, 302). Regarding claim 3, Adiga discloses the quantum device according to claim 1, wherein the readout pad extends to both sides in a width direction of the band-shaped pattern with a width that is same as a width of an intersecting overlapping portion (see portions of 302 with 200 along the width direction). Regarding claim 4, Adiga discloses the quantum device according to claim 1, wherein the band-shaped pattern extends to both sides in a width direction of the readout pad with a width that is same as a width of an intersecting overlapping portion(see portions of 302 with 200 along the width direction). Regarding claim 5, Adiga disclose the quantum device according to claim 1, wherein a length of the readout pad in the second direction is greater than a width of the band-shaped pattern (see ). Regarding claim 6, Adiga discloses the quantum device according to claim 1, wherein the band-shaped pattern and the readout pad are capacitively coupled (see para [0037] describing coupling pads 302). Regarding claim 7, Adiga discloses the quantum device according to claim 2, wherein the second chip further includes a lead line extending from the second pair of sides of the readout pad (see para [0037] disclosing readout lines/busses). Regarding claim 8, Adiga discloses the quantum device according to claim 1, wherein the quantum bit further includes a cross-shaped pattern, and wherein the band-shaped pattern connects patterns of two adjacent arm parts of the cross-shaped pattern (see fig 3, disclosing cross shaped pattern and 302 connects with arm parts of cross shaped patterns). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to EDWARD CHIN whose telephone number is (571)270-1827. The examiner can normally be reached M-F 9AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Britt Hanley can be reached at (571) 270-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /EDWARD CHIN/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Jun 03, 2024
Application Filed
Oct 14, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772598
METHOD AND DEVICE FOR WIRING PHOTOVOLTAIC CELLS
2y 10m to grant Granted Oct 20, 2026
Patent 12764978
PATTERNING A FUNCTIONAL LAYER BY MEANS OF A SACRIFICIAL LAYER AND PREPARING A MIM CAPACITOR IMPLEMENTING SAID PATTERNING
2y 5m to grant Granted Oct 13, 2026
Patent 12757390
ANTIFUSES CAPABLE OF FORMING LOCALIZED CONDUCTIVE LINKS
3y 0m to grant Granted Oct 06, 2026
Patent 12751272
MEMORY DEVICE HAVING 2-TRANSISTOR VERTICAL MEMORY CELL AND A COMMON PLATE
3y 1m to grant Granted Sep 29, 2026
Patent 12750998
SEMICONDUCTOR DEVICE
3y 3m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
94%
With Interview (+6.2%)
2y 5m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 705 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month