DETAILED ACTION
General Remarks
1. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
2. In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
3. When responding to this office action, applicants are advised to provide the examiner with line numbers and page numbers in the application and/or references cited to assist the examiner in locating appropriate paragraphs.
4. Per MPEP 2111 and 2111.01, the claims are given their broadest reasonable interpretation and the words of the claims are given their plain meaning consistent with the specification without importing claim limitations from the specification.
5. Applicants seeking an interview with the examiner, including WebEx Video Conferencing, are encouraged to fill out the online Automated Interview Request (AIR) form
(http://www.uspto.gov/patent/uspto-automated-interview-request-air-form.html). See MPEP §502.03, §713.01(11) and Interview Practice for additional details.
6. Status of claim(s) to be treated in this office action:
a. Independent: 1, 13 and 20.
b. Pending: 1-20.
Claim Rejections - 35 USC § 112
The following is a quotation of 35 U.S.C. 112(b):
(b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention.
The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph:
The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
Claim 9 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, or for pre-AIA the applicant regards as the invention.
Claim 9 recites the limitation “the selected first or second write voltage” in line 9. There is insufficient antecedent basis for this limitation in the claim, as this is the first recitation. For the purpose of examination, it is assumed that “the selected first or second write voltage” is instead "a selected first or second write voltage”.
Claim Rejections - 35 USC § 103
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claim 1-16, 20 is/are rejected under 35 U.S.C. 103 as being unpatentable over KIM PG PUB 20220139457 (hereinafter Kim).
Regarding independent claim 1, Kim teaches a device (title) comprising:
a memory array (200 in figure 6, [0070], “…a memory cell array 200…”);
a voltage driver (500 in figures 6, 13, [0070], “…voltage generator 500…”) configured to drive one of a plurality of write voltages (voltages applied to SSL, WL1-WLn, GSL or bitline in figure 12 during a write operations) on the memory array; and
a controller (450 in figure 6) configured to select, based on a sensed characteristic of the memory array (S520 in figure 19B), one of the plurality of write voltages to drive on the memory array (figure 19B, Kim teaches a control circuit that senses an electrical characteristic of the memory array and based on that sensed characteristic, controls subsequent voltage application during program operation, [0045], “…During a sensing period, leakage of at least a portion of the target word-lines is detected by applying a fifth voltage smaller than the first voltage to the block word-line and by detecting a voltage drop of the sensing node (operation S300)...”, [0144]/[0145], “…leakage detector 570 may include a comparator…comparator 571 may compare the voltage level of the sensing node SO with the reference voltage VREF and may provide the leakage detection signal LDS…”, Kim further teaches in figure 19B that program voltage application is controlled based on the sensed result).
Regarding claim 2, Kim teaches the device of claim 1, wherein the characteristic is a current, and the controller is further configured to determine that the characteristic is greater than a threshold (Kim detects leakage by observing voltage drop caused by charge sharing and current flow through word lines and pass transistors, and compares the sense voltage against a reference to determine whether leakage occurs, see [0140]-[0145], A voltage drop caused by current flow inherently reflects a current based characteristic compared toa threshold).
Regarding claim 3, Kim teaches the device of claim 1, wherein the controller is further configured to perform a pre-sensing step when performing a write operation on a memory cell of the memory array (figure 19B, Kim performs leakage detection before continuing a program operation).
Regarding claim 4, Kim teaches the device of claim 3, wherein the pre-sensing step is used to evaluate the background leakage (figure 19B, Kim performs leakage detection before continuing a program operation [0045], “…During a sensing period, leakage of at least a portion of the target word-lines is detected by applying a fifth voltage smaller than the first voltage to the block word-line and by detecting a voltage drop of the sensing node (operation S300)...”).
Regarding claim 5, Kim teaches the device of claim 1, further comprising at least one current sensor configured to sense a characteristic associated with background leakage in the memory array (Kin teaches a sensing node, leakage detector, and comparator that sense electrical behavior associated with leakage current. Under BRI, circuitry that sense voltage drop caused by current flow constitutes a current sensor).
Regarding claim 6, Kim teaches the device of claim 1, wherein: the characteristic is a first current (leakage current in S520 in figure 19B, “first current” has been interpreted as a current measured during a pre-sensing operation such as S510 that reflects leakage of the memory array before writing); and the controller is further configured to select a first or second write voltage in response to determining that the first current exceeds a first threshold (threshold used in S520 in figure 19B), and a second current (“second current” has been intercepted as a current associated with a logic state of memory cell, current in S540 in figure 19B) associated with a logic state of a memory cell of the memory array is below a second threshold (“second threshold” used in S540 in figure 19B).
Regarding claim 7, Kim teaches the device of claim 1, wherein the controller is further configured to: receive a write command from a host device (write command responsible for write operation in figure 19B); and in response to receiving the write command, cause the voltage driver to apply a pre-sensing voltage to memory cells of the memory array (S510 in figure 19B, Kim teaches that during a wordline set-up period or sensing period, a pre-sensing voltage is applied to wordlines to detect leakage prior to or during a program operation); wherein the characteristic is sensed after applying the pre-sensing voltage (Kim teaches that leakage is detected after applying the sensing voltage by detecting a voltage drop at a sensing node).
Regarding claim 8, Kim teaches the device of claim 7, wherein the characteristic is associated with leakage of the memory cells (figure 19B, Kim detects leakage by observing voltage drop caused by charge sharing and current flow through word lines and pass transistors, and compares the sense voltage against a reference to determine whether leakage occurs, see [0140]-[0145]).
Regarding claim 9, Kim teaches the device of claim 1, wherein the controller is further configured to: receive a write command from a host device (command causing program start in figure 19B); and in response to receiving the write command, cause the voltage driver to apply a pre-read voltage (verify voltage used for S540 in figure 19B) to a memory cell of the memory array to determine a first logic state (initial programmed state in figure 19B) of the memory cell; and determine that the write command corresponds to a second logic state (target logic state in S540 in figure 19B) of the memory cell that is different from the first logic state (initial state of memory cells in figure 19B); wherein the memory cell is programmed to the second logic state (target logic state in S540 in figure 19B) using the selected first or second write voltage (VPGM in figure 19B).
Regarding claim 10, Kim teaches the device of claim 9, further comprising a bit line (BL in figure 8) and a word line (WL in figure 8), wherein the voltage driver is configured to drive the first or second write voltage on the memory cell by applying voltages to the bit line and word line.
Regarding claim 11, Kim teaches the device of claim 1, wherein a first write voltage of the plurality of write voltages is a default or normal write voltage (initial program voltage used on WL during a ISPP program operation, figure 19B teaches a typical ISPP program method), and a second write voltage is a boosted write voltage (step-up program voltage used on WL during a ISPP program operation).
Regarding claim 12, Kim teaches the device of claim 1, wherein the controller is further configured to: apply a pre-sensing voltage, wherein the pre-sensing voltage is applied to sense the characteristic associated with a background leakage (read voltage used at S510 in figure 19B, [0045], “…During a sensing period, leakage of at least a portion of the target word-lines is detected by applying a fifth voltage smaller than the first voltage to the block word-line and by detecting a voltage drop of the sensing node (operation S300)...”); and apply a pre-read voltage, wherein the pre-read voltage is applied to determine an existing logic state of a memory cell of the memory array (verify read voltage used at S540 in figure 19B).
Regarding independent claim 13, Kim teaches an apparatus comprising:
a memory array including memory cells (200 in figure 6, [0070], “…a memory cell array 200…”);
bias circuitry (500 in figures 6, 13, [0070], “…voltage generator 500…”) configured to apply a pre-sensing voltage (figure 19B, Kim teaches a control circuit that senses an electrical characteristic of the memory array and based on that sensed characteristic, controls subsequent voltage application during program operation, [0045], “…During a sensing period, leakage of at least a portion of the target word-lines is detected by applying a fifth voltage smaller than the first voltage to the block word-line and by detecting a voltage drop of the sensing node (operation S300)...”) to the memory cells; and
a controller (450 in figure 6) configured to determine whether a current resulting from the pre-sensing voltage exceeds a threshold (VREF in [0144]/[0145], “…leakage detector 570 may include a comparator…comparator 571 may compare the voltage level of the sensing node SO with the reference voltage VREF and may provide the leakage detection signal LDS…”, Kim further teaches in figure 19B that program voltage application is controlled based on the sensed result).
Regarding claim 14, Kim teaches the apparatus of claim 13, wherein: the bias circuitry (500 in figures 6, 13, [0070], “…voltage generator 500…”) is further configured to apply a pre-read voltage to the first memory cell (verify read in S540 in figure 19B); the controller is further configured to determine (S550 in figure 19B), based on applying the pre-read voltage, a logic state of the first memory cell.
Regarding claim 15, Kim teaches the apparatus of claim 14, further comprising sensing circuitry configured to sense a second current (current due to verify read in S540 in figure 19B) that results from applying the pre-read voltage.
Regarding claim 16, Kim teaches the apparatus of claim 15, wherein the threshold is a first threshold (VREF in [0144]/[0145]), and the sensing circuitry is further configured to determine whether the second current (current due to verify read in S540 in figure 19B) is less than a second threshold (threshold used in S540 to determine whether cell has reached target state).
Regarding independent claim 20, Kim teaches a method comprising: selecting, based on a sensed characteristic, a first write voltage or a second write voltage to drive on a memory cell of the memory array; and applying the selected first or second write voltage to the memory cell (Kim teaches an ISPP program method in figure 19B, when selected cell reaches target state, cell will be locked out from further programming by raising voltage on bitline, therefore, if one interprets “a first write voltage” or “a second write voltage” is voltage on bitline, then it reads on claim 20).
Allowable Subject Matter
Claims 17-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
The following is a statement of reasons for the indication of allowable subject matter:
The closest prior art to the present invention is KIM PG PUB 20220139457 (hereinafter Kim).
Kim discloses a method of operating a nonvolatile memory device which includes at least one memory block is provided. The method includes providing a plurality of word-lines with a voltage during a word-line set-up period, precharging a plurality of driving lines with a voltage during a word-line development period, detecting a voltage drop of a sensing node during a sensing period, and detecting leakage based on the voltage drop.
Regarding claim 17 (and the respective dependent claims), the prior arts of record do not disclose or suggest the combination of all the limitations in the claim and the base claim, including: the controller is further configured to boost at least one write voltage applied to a first memory cell, in response to determining that the current exceeds the threshold.
Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance”.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to XIAOCHUN L CHEN whose telephone number is (571)272-0941. The examiner can normally be reached on M-F: 9AM-5:00PM.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Richard Elms can be reached on 571-272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/XIAOCHUN L CHEN/Examiner, Art Unit 2824