Prosecution Insights
Last updated: October 02, 2026
Application No. 18/746,332

SOLID-STATE IMAGING DEVICE AND METHOD FOR MANUFACTURING THE SAME, AND ELECTRONIC APPARATUS

Final Rejection §102§112
Filed
Jun 18, 2024
Priority
Oct 29, 2020 — JP 2020-181870 +2 more
Examiner
LEE, EUGENE
Art Unit
2815
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Sony Group Corporation
OA Round
2 (Final)
82%
Grant Probability
Favorable
3-4
OA Rounds
4m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
755 granted / 922 resolved
+13.9% vs TC avg
Moderate +6% lift
Without
With
+5.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
47 currently pending
Career history
949
Total Applications
across all art units

Statute-Specific Performance

§101
0.5%
-39.5% vs TC avg
§103
60.1%
+20.1% vs TC avg
§102
16.6%
-23.4% vs TC avg
§112
13.2%
-26.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 922 resolved cases

Office Action

§102 §112
DETAILED ACTION Drawings The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the “an insulating film disposed in a third portion of the trench, wherein the photoelectric conversion region is disposed in an active region and wherein the first, second, and third portions of the trench are disposed in an isolation region.” (claim 7), and insulating film (claim 8) and gate insulating film (claim 9) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. Regarding insulating film (claim 8) and gate insulating film (claim 9), FIG. 5A shows a gate insulating film 29a, but it is unclear what layer is the “insulating film” as stated in claim 8. It does not appear the layer 27 is the “insulating film” since claim 11 states “an isolation insulating film”, which appears to be layer 27 as shown in FIG. 5A. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 7, 5, and 9 thru 15 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. In lines 7-10 of claim 7, the applicant states “an insulating film disposed in a third portion of the trench, wherein the photoelectric conversion region is disposed in an active region and wherein the first, second, and third portions of the trench are disposed in an isolation region.”; however, it is unclear what is area is “a third portion” since the “third portion of the trench” is not used in the specification and may be interpreted as any arbitrary area of the trench. Further, regarding the limitation “wherein the first, second, and third portions of the trench are disposed in an isolation region”, the applicant shows (see, for example, FIG. 5A) a trench 26, but none of trench 26 is disposed in an isolation region but rather in a semiconductor layer 20. Appropriate clarification and/or correction are required. Claim 9 recites “a gate insulating film”, but it is unclear whether the “gate insulating film” is referring to “an insulating film” in line 7 of claim 8. In claim 10, the applicant further states “an insulating film”, and then in claim 11, the applicant further states “an isolation insulating film”. For example, in FIG. 5A, the applicant shows a gate insulating film 29a, and an isolation insulating film 27, but it is unclear which layer would be defined as the “an insulating film” as stated in claim 8. In other words, it is unclear how these structures as stated in claim 8 (i.e. “an insulating film”), claim 9 (i.e. “a gate insulating film”), and claim 11 (i.e. “isolation insulating film”) are represented in FIG. 5A, for example since the claims as stated disclose three separate insulating films but FIG. 5A only shows two insulating films 29a, and 27 that could possibly be the films (i.e. “an insulating film”, “a gate insulating film”, and “ and “isolation insulating film” as disclosed in claims 8, 9, and 11 respectively). Appropriate clarification and/or correction are required. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1, 2, 16, 19, and 20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Nozaki et al. US 2012/0043589 A1. Nozaki discloses (see, for example, FIG. 3A) a light detecting device comprising a photoelectric conversion region 310, semiconductor layer 330, floating diffusion 320, transfer gate electrode 360, first portion 362 of the gate electrode 360, first portion of the trench 335, and a second portion of the trench 335. The second portion of the trench 335 penetrates the semiconductor layer 330. Any region inside the trench is a “portion” of the trench 335. See, for example, annotated FIG. 3A of Nozaki, which shows the locations of the first, second and third portions of the trench 335 as stated in the applicant’s claims. As shown in the annotated FIG. 3A below, the first portion (i.e. green arrow) of the trench is in the middle of the trench 335 at a depth in between the third portion (i.e. blue arrow) and second portion (i.e. red arrow), the second portion of the trench is at the bottom of the trench and is occupied by the insulating film 350, and the third portion of the trench is the most shallow and occupied by the insulating film 350 on the right edge of the trench 335. PNG media_image1.png 502 669 media_image1.png Greyscale Regarding claim 2, see, for example, FIG. 3A wherein Nozaki discloses the first portion of the trench 335 being shallower than the than the second portion of the trench 335. Regarding claim 16, see, for example, FIG. 3A wherein Nozaki an isolation insulating film 350 being disposed in the second portion of the trench 335. Regarding claim 19, see, for example, FIG. 6A wherein Nozaki discloses the transfer gate electrode 660 having a rectangular form 661/662. Regarding claim 20, see, for example, paragraph [0032] wherein Nozaki discloses lenses, even though not illustrated, and FIG. 1A wherein Nozaki discloses control circuitry 120 and readout circuitry 110, which are both types of signal processing circuits. In view of the 112 rejection above, claim(s) 7, 5, and 8 thru 15 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Paik et al. US 2006/0145215 A1. Paik discloses (see, for example, FIG. 6) a light detecting device comprising a photoelectric conversion region 69 disposed in a semiconductor layer 51; a floating diffusion 79 disposed in the semiconductor layer 51; a gate electrode 73’ of a transfer transistor is disposed in a first portion of a trench, and wherein a second portion of the trench penetrates the semiconductor layer; an insulating film 71 disposed in a third portion of the trench wherein the photoelectric conversion region 69 is disposed in an active region and wherein the first, second and third portion of the trench are disposed in an isolation region 63. PNG media_image2.png 590 863 media_image2.png Greyscale Regarding claim 5, see, for example, FIG. 6 wherein Paik discloses the third portion of the trench being shallower than the second portion of the trench. Regarding claim 8, see, for example, FIG. 6 and the annotated figure above wherein Paik discloses a light detecting device comprising a photoelectric conversion region 69 disposed in a semiconductor layer 51; a floating diffusion 79 disposed in the semiconductor layer 51; a gate electrode 73’ of a transfer transistor, wherein at least a first portion of the gate electrode is disposed in a first portion of a trench, and wherein a second portion of the trench penetrates the semiconductor layer; an insulating film 71 disposed in a third portion of the trench, wherein at least a second portion (i.e. top left portion of the gate electrode 73’ that is above the insulating film 71) of the gate electrode 73’ is disposed on a first surface side of the semiconductor layer 51. Regarding claim 9, see, for example, FIG. 6 wherein Paik discloses at least a part of the second portion of the gate electrode 73’ being separated from the semiconductor layer 51 by a gate insulating film 71. Regarding claim 10, see, for example, FIG. 6 wherein Paik discloses at least a part of the first portion of the gate electrode 73’ being separated from the semiconductor layer 51 by the insulating film 71. Regarding claims 11-15, see the 112 rejection above. Allowable Subject Matter Claims 17, 18, 3, 4, and 6 are allowed. The references of record, either singularly or in combination, do not teach or suggest at least a light detecting device, comprising: wherein at least a first portion of the gate electrode is disposed in a first portion of a trench, wherein an isolation insulating film is disposed in the second portion of the trench, wherein the isolation insulating film and the second portion of the trench form a square annular planar pattern surrounding a periphery of the photoelectric conversion region. Response to Arguments Applicant’s arguments with respect to claim(s) 1-20 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. INFORMATION ON HOW TO CONTACT THE USPTO Any inquiry concerning this communication or earlier communications from the examiner should be directed to EUGENE LEE whose telephone number is (571)272-1733. The examiner can normally be reached M-F 730-330 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, JOSHUA BENITEZ can be reached at 571-270-1435. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. Eugene Lee September 7, 2026 /EUGENE LEE/Primary Examiner, Art Unit 2815
Read full office action

Prosecution Timeline

Jun 18, 2024
Application Filed
Apr 20, 2026
Non-Final Rejection mailed — §102, §112
Jul 13, 2026
Response Filed
Sep 11, 2026
Final Rejection mailed — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12733513
JUMP-FUSING AND TAILORED PCB SYSTEM FOR LOOP INDUCTANCE REDUCTION
4y 1m to grant Granted Sep 08, 2026
Patent 12733515
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND CORRESPONDING SEMICONDUCTOR DEVICE
3y 4m to grant Granted Sep 08, 2026
Patent 12733536
ELEMENT PACKAGE AND SEMICONDUCTOR DEVICE
3y 6m to grant Granted Sep 08, 2026
Patent 12733207
SEMICONDUCTOR DEVICES
3y 2m to grant Granted Sep 08, 2026
Patent 12727405
THERMAL CVD OF TITANIUM SILICIDE METHODS TO FORM SEMICONDUCTOR STRUCTURES
2y 9m to grant Granted Sep 01, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
82%
Grant Probability
88%
With Interview (+5.8%)
2y 8m (~4m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 922 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month