Prosecution Insights
Last updated: October 04, 2026
Application No. 18/747,431

SEMICONDUCTOR DEVICE

Non-Final OA §102
Filed
Jun 18, 2024
Priority
Feb 27, 2024 — CN 202410217201.0
Examiner
SUN, YU-HSI DAVID
Art Unit
Tech Center
Assignee
Fujian Jinhua Integrated Circuit Co., Ltd.
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
4m
Est. Remaining
86%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
683 granted / 881 resolved
+17.5% vs TC avg
Moderate +8% lift
Without
With
+8.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
31 currently pending
Career history
897
Total Applications
across all art units

Statute-Specific Performance

§101
3.5%
-36.5% vs TC avg
§103
46.3%
+6.3% vs TC avg
§102
22.5%
-17.5% vs TC avg
§112
19.9%
-20.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 881 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election of Species II in the reply filed on 7/23/2026 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.01(a)). Claims 3, 11, and 17 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 7/23/20206. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim 1, 2, 4, 7, 12, 13, and 18 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Lee (US PG Pub 2002/0179948, hereinafter Lee). Regarding claim 1, figures 1A-1C of Lee disclose a semiconductor device, comprising: a substrate (10); and a capacitor structure (25/27/28), disposed on the substrate and comprising a plurality of capacitors arranged in an array, wherein at least two of the capacitors physically contact with each other in a horizontal direction being horizontal to the substrate (¶ 10). Regarding claim 2, figures 1A-1C of Lee disclose each of the capacitors comprises a bottom electrode layer (25), a capacitor dielectric layer (27) and a top electrode layer (28) disposed in sequence along the horizontal direction. Regarding claim 4, figures 1A-1C of Lee disclose the top electrode layers of at least two of the capacitors physically contact with each other (¶ 10). Regarding claim 7, figures 1A-1C of Lee disclose: a substrate (10); and a capacitor structure (25/27/28), disposed on the substrate and comprising at least one first capacitor and at least one second capacitor, a bottommost surface of a bottom electrode layer of the at least one first capacitor is lower than a bottommost surface of a bottom electrode layer of the at least one second capacitor (when device is tilted at an angle), and at least one of the at least one first capacitor and the at least one second capacitor comprises a bending end (¶ 10); and a supporting structure, disposed on the substrate and between the at least one first capacitor and the at least one second capacitor, the supporting structure comprising a first supporting layer (22) and a second supporting layer (23) stacked in sequence from bottom to top. Regarding claim 12, figures 1A-1C of Lee disclose the bottom electrode layer of the at least one second capacitor comprises a discontinuous bottom structure. Regarding claim 13, figures 1A-1C of Lee disclose the at least one first capacitor and the at least one second capacitor comprise a cylinder cross-sectional structure respectively. layer of the at least one second capacitor. Regarding claim 18, figures 1A-1C of Lee disclose a width of the bottom electrode layer of the at least one first capacitor is different from a width of the bottom electrode layer of the at least one second capacitor. Allowable Subject Matter Claims 5, 6, 8-10, 14-16 and 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to YU-HSI DAVID SUN whose telephone number is (571)270-5773. The examiner can normally be reached Mon-Fri 8am-4pm ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at 571-272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /YU-HSI D SUN/ Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Jun 18, 2024
Application Filed
Aug 27, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12747993
LATERAL BIPOLAR JUNCTION TRANSISTOR DEVICE AND METHOD OF FORMING SAME
3y 0m to grant Granted Sep 29, 2026
Patent 12751164
DISPLAY DEVICE
2y 11m to grant Granted Sep 29, 2026
Patent 12740496
Semiconductor Package
2y 10m to grant Granted Sep 15, 2026
Patent 12727506
CHIP PACKAGE STRUCTURE AND METHOD FOR PRODUCING THE SAME
2y 1m to grant Granted Sep 01, 2026
Patent 12721186
Semiconductor Package or a Printed Circuit Board, Both Modified to One or More of Reduce, Inverse or Utilize Magnetic Coupling Caused by the Load Current of a Semiconductor Transistor
3y 1m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
86%
With Interview (+8.4%)
2y 8m (~4m remaining)
Median Time to Grant
Low
PTA Risk
Based on 881 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month