Office Action Predictor
Last updated: April 15, 2026
Application No. 18/755,046

PERFORMING BLOCK-LEVEL MEDIA MANAGEMENT OPERATIONS FOR BLOCK STRIPES IN A MEMORY DEVICE

Non-Final OA §DP
Filed
Jun 26, 2024
Examiner
BUI, THA-O H
Art Unit
2825
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Micron Technology, INC.
OA Round
1 (Non-Final)
88%
Grant Probability
Favorable
1-2
OA Rounds
2y 2m
To Grant
92%
With Interview

Examiner Intelligence

Grants 88% — above average
88%
Career Allow Rate
849 granted / 965 resolved
+20.0% vs TC avg
Minimal +4% lift
Without
With
+3.9%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 2m
Avg Prosecution
28 currently pending
Career history
993
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
42.0%
+2.0% vs TC avg
§102
34.0%
-6.0% vs TC avg
§112
10.6%
-29.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 965 resolved cases

Office Action

§DP
DETAILED ACTION Notice of AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1-20 are pending in the application. Information Disclosure Statement The information Disclosure Statement (IDS) Form PTO-1449, filed 07/02/2024 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosed therein was considered by the examiner. Drawings The drawings submitted on 06/26/2024. These drawings are review and accepted by the examiner. Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the claims at issue are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the reference application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The USPTO internet Web site contains terminal disclaimer forms which may be used. Please visit http://www.uspto.gov/forms/. The filing date of the application will determine what form should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to http://www.uspto.gov/patents/process/file/efs/guidance/eTD-info-I.jsp. Claims 1-20 are reject on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-20 of U.S Patent No. 12,062,401 B2 (‘401). Although the conflicting claims are not identical, they are not patentably distinct from each other because the instant application claims are obvious variants of the ‘401 claims. US Patent No. 12,062,401 B2 US Patent Publication No. 2024/0347116 A1 1. A system comprising: a memory device; and a processing device, operatively coupled to the memory device, to perform operations comprising; performing a data integrity check on a set of memory cells of a source management unit of the memory device to obtain a data integrity metric value; determining whether the data integrity metric value satisfies a first threshold; responsive to determining that the data integrity metric value fails to satisfy the first threshold, determining whether the data integrity metric value satisfies a second threshold, where the second threshold is lower than the first threshold; responsive to determining that the data integrity metric value satisfies the second threshold, causing the memory device to copy data from the source management unit to a destination set of pages of the memory device; and performing a subsequent data integrity check on one or more invalid pages of the source management unit. 2. The system of claim 1, wherein the source management unit is part of a set of management units that are associated with a redundancy codeword. 3. The system of claim 2, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the first threshold, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 4. The system of claim 2, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the first threshold, perform one or more exclusive-or (XOR) operations, using the redundancy codeword, on a first set of data stored on the set of management units to recover a second set of data stored on the set of management units. 5. The system of claim 1, wherein the data integrity metric value reflects at least one of a bit error count (BEC) value or a raw bit error rate (RBER) value. 6. The system of claim 1, wherein the operations further comprise: responsive to determining that the data integrity metric value fails to satisfy the first threshold, determining whether the source management unit includes at least one valid page; and responsive to determining that the source management unit includes only invalid pages, performing a new data integrity check on a new set of memory cells of a different management unit of the memory device. 7. The system of claim 2, wherein the operations further comprise: responsive to determining that a data integrity metric value of the subsequent data integrity check fails to satisfy the first threshold, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 8. The system of claim 1, wherein the operations further comprise: maintaining the source management unit on a media scan list. 9. A method comprising: performing, by a processor, a data integrity check on a set of memory cells of a source management unit of a memory device to obtain a data integrity metric value; determining whether the data integrity metric value satisfies a first threshold; responsive to determining that the data integrity metric value fails to satisfy the first threshold, determining whether the data integrity metric value satisfies a second threshold, where the second threshold is lower than the first threshold; responsive to determining that the data integrity metric value satisfies the second threshold, causing the memory device to copy data from the source management unit to a destination set of pages of the memory device; and performing a subsequent data integrity check on one or more invalid pages of the source management unit. 10. The method of claim 9, wherein the source management unit is part of a set of management units that are associated with a redundancy codeword. 11. The method of claim 10, further comprising: responsive to determining that the data integrity metric value satisfies the first threshold, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 12. The method of claim 10, further comprising: responsive to determining that the data integrity metric value satisfies the first threshold, perform one or more exclusive-or (XOR) operations, using the redundancy codeword, on a first set of data stored on the set of management units to recover a second set of data stored on the set of management units. 13. The method of claim 9, wherein the data integrity metric value reflects at least one of a bit error count (BEC) value or a raw bit error rate (RBER) value. 14. The method of claim 9, further comprising: responsive to determining that the data integrity metric value fails to satisfy the first threshold, determining whether the source management unit includes at least one valid page; and responsive to determining that the source management unit includes only invalid pages, performing a new data integrity check on a new set of memory cells of a different management unit of the memory device. 15. The method of claim 10, further comprising: responsive to determining that a data integrity metric value of the subsequent data integrity check fails to satisfy the first threshold, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 16. The method of claim 9, further comprising: maintaining the source management unit on a media scan list. 17. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to perform operations comprising: performing a data integrity check on a set of memory cells of a source management unit of a memory device to obtain a data integrity metric value; determining whether the data integrity metric value satisfies a first threshold; responsive to determining that the data integrity metric value fails to satisfy the first threshold, determining whether the data integrity metric value satisfies a second threshold, where the second threshold is lower than the first threshold; responsive to determining that the data integrity metric value satisfies the second threshold, causing the memory device to copy data from the source management unit to a destination set of pages of the memory device; and performing a subsequent data integrity check on one or more invalid pages of the source management unit. 18. The non-transitory computer-readable storage medium of claim 17, wherein the source management unit is part of a set of management units that are associated with a redundancy codeword. 19. The non-transitory computer-readable storage medium of claim 18, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the first threshold, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 20. The non-transitory computer-readable storage medium of claim 18, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the first threshold, perform one or more exclusive-or (XOR) operations, using the redundancy codeword, on a first set of data stored on the set of management units to recover a second set of data stored on the set of management units. 1. A system comprising: a memory device; and a processing device, operatively coupled to the memory device, to perform operations comprising; identifying one or more valid pages of a first block, the first block being associated with a first management unit of the memory device; responsive to determining that a data integrity metric value associated with the first block satisfies a threshold criterion, causing the memory device to copy data from the one or more valid pages to a destination set of pages associated with a second block of a second management unit; marking each page of the one or more valid pages as invalid; and performing an error correction operation, using one or more invalid pages of the first block, on a third block of the first management unit. 2. The system of claim 1, wherein the first management unit is part of a set of management units that are associated with a redundancy codeword. 3. The system of claim 2, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the threshold criterion, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 4. The system of claim 2, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the threshold criterion, perform one or more exclusive- or (XOR) operations, using the redundancy codeword, on a first set of data stored on the set of management units to recover a second set of data stored on the set of management units. 5. The system of claim 1, wherein the data integrity metric value reflects at least one of a bit error count (BEC) value or a raw bit error rate (RBER) value. 6. The system of claim 1, wherein the operations further comprise: responsive to determining that the data integrity metric value fails to satisfy the threshold criterion, determining whether the first management unit includes at least one valid page; and responsive to determining that the first management unit includes only invalid pages, performing a new data integrity check on a new set of memory cells of a different management unit of the memory device. 7. The system of claim 2, wherein the operations further comprise: responsive to determining that a data integrity metric value of the subsequent data integrity check fails to satisfy the threshold criterion, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 8. The system of claim 1, wherein the operations further comprise: maintaining the first management unit on a media scan list. 9. A method comprising: identifying, by a processor, one or more valid pages of a first block, the first block being associated with a first management unit of the memory device; responsive to determining that a data integrity metric value associated with the first block satisfies a threshold criterion, causing the memory device to copy data from the one or more valid pages to a destination set of pages associated with a second block of a second management unit; marking each page of the one or more valid pages as invalid; and performing an error correcting operation, using one or more invalid pages of the first block, on a third block of the first management unit. 10. The method of claim 9, wherein the first management unit is part of a set of management units that are associated with a redundancy codeword. 11. The method of claim 10, further comprising: responsive to determining that the data integrity metric value satisfies the threshold criterion, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 12. The method of claim 10, further comprising: responsive to determining that the data integrity metric value satisfies the threshold criterion, perform one or more exclusive- or (XOR) operations, using the redundancy codeword, on a first set of data stored on the set of management units to recover a second set of data stored on the set of management units. 13. The method of claim 9, wherein the data integrity metric value reflects at least one of a bit error count (BEC) value or a raw bit error rate (RBER) value. 14. The method of claim 9, further comprising: responsive to determining that the data integrity metric value fails to satisfy the threshold criterion, determining whether the first management unit includes at least one valid page; and responsive to determining that the first management unit includes only invalid pages, performing a new data integrity check on a new set of memory cells of a different management unit of the memory device. 15. The method of claim 10, further comprising: responsive to determining that a data integrity metric value of the subsequent data integrity check fails to satisfy the threshold criterion, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 16. The method of claim 9, further comprising: maintaining the first management unit on a media scan list. 17. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to perform operations comprising: identifying one or more valid pages of a first block, the first block being associated with a first management unit of the memory device; responsive to determining that a data integrity metric value associated with the first block satisfies a threshold criterion, causing the memory device to copy data from the one or more valid pages to a destination set of pages associated with a second block of a second management unit; marking each page of the one or more valid pages as invalid; and performing an error correcting operation, using one or more invalid pages of the first block, on a third block of the first management unit. 18. The non-transitory computer-readable storage medium of claim 17, wherein the first management unit is part of a set of management units that are associated with a redundancy codeword. 19. The non-transitory computer-readable storage medium of claim 18, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the threshold criterion, causing the memory device to copy data from the set of management units to a destination set of management units of the memory device. 20. The non-transitory computer-readable storage medium of claim 18, wherein the operations further comprise: responsive to determining that the data integrity metric value satisfies the threshold criterion, perform one or more exclusive- or (XOR) operations, using the redundancy codeword, on a first set of data stored on the set of management units to recover a second set of data stored on the set of management units. Allowable Subject Matter Claims 1-20 are presently rejected under obviousness double patenting, but would be allowable provided that a terminal disclaimer is filed. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to THA-O H BUI whose telephone number is (571)270-7357. The examiner can normally be reached M-F 7:00AM - 3:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, ALEXANDER SOFOCLEOUS can be reached at 571-272-0635. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /THA-O H BUI/Primary Examiner, Art Unit 2825 12/23/2025
Read full office action

Prosecution Timeline

Jun 26, 2024
Application Filed
Dec 23, 2025
Non-Final Rejection — §DP
Apr 01, 2026
Response Filed

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12597476
PROGRAM VERIFY COMPENSATION IN A MEMORY DEVICE WITH A DEFECTIVE DECK
2y 5m to grant Granted Apr 07, 2026
Patent 12580034
MEMORY DEVICE AND METHOD OF FABRICATING MEMORY DEVICE INCLUDING A TEST CIRCUIT
2y 5m to grant Granted Mar 17, 2026
Patent 12573457
NON-VOLATILE MEMORY DEVICE AND OPERATING METHOD THEREOF INCLUDING A NEGATIVE DISCHARGE VOLTAGE
2y 5m to grant Granted Mar 10, 2026
Patent 12567468
PASS VOLTAGE ADJUSTMENT FOR PROGRAM OPERATION IN A MEMORY DEVICE WITH A DEFECTIVE DECK
2y 5m to grant Granted Mar 03, 2026
Patent 12555635
MEMORY DEVICE HAVING CACHE STORAGE UNIT FOR STORAGE OF CURRENT AND NEXT DATA PAGES AND PROGRAM OPERATION THEREOF
2y 5m to grant Granted Feb 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
88%
Grant Probability
92%
With Interview (+3.9%)
2y 2m
Median Time to Grant
Low
PTA Risk
Based on 965 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in for Full Analysis

Enter your email to receive a magic link. No password needed.

Free tier: 3 strategy analyses per month