DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Specification
The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant’s cooperation is requested in correcting any errors of which applicant may become aware in the specification.
Claim Rejections - 35 USC § 112
The following is a quotation of 35 U.S.C. 112(b):
(b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention.
The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph:
The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
Claims 3-14 and 16-18 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention.
Regarding claims 3-4, 8-13 and 16-18, each of the claims state “and/or”. The use of the phrase “and/or”, renders the claims indefinite because it is not clear if all the limitations in the claims are examined together with the use of “and” or as an option between limitations with the use of “or”.
For examination purposes, the examiner is taking a position that the claims are using “or” and not “and”. Since claims 5-7 depend from claim 4 and claim 14 depends from claim 8, they also are rejected for the above reasons.
Claim Rejections - 35 USC § 102
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1-7 and 15-20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Gao et al (US Patent 11,398,172).
PNG
media_image1.png
670
548
media_image1.png
Greyscale
Regarding claim 1, Gao et al disclose [see Fig. 2] a display panel, having a display region, and comprising in the display region: a plurality of data lines (data lines 11, 111-113), a plurality of test switches (test switches 21), a plurality of test signal lines (test signal lines 22) and a plurality of test control lines (test control lines 23); wherein one of the plurality of test switches (21) includes an input terminal [shown but not numbered] electrically connected to one of the plurality of test signal lines (22), an output terminal electrically connected to one of the plurality of data lines (11, 111-113), and a control terminal [shown but not numbered] electrically connected to one of the plurality of test control lines (23).
Regarding claim 2, Gao et al disclose wherein the plurality of data lines (11, 111-113) is arranged along a first direction; in the display region, the display panel further comprises a plurality of pixel circuit groups (pixels 10) arranged along a second direction, one of the plurality of pixel circuit groups (10) comprises a plurality of pixel circuits (sub pixels 101-103) arranged along the first direction, and the second direction intersects the first direction; and along the second direction, a spacing region is formed between two adjacent pixel circuit groups (10) of the plurality of pixel circuit groups (10); wherein the plurality of test switches (21) is located in the spacing region.
Regarding claim 3, Gao et al disclose wherein the plurality of test switches electrically connected to a same test signal line is located in a same spacing region; or wherein the plurality of test switches (21) electrically connected to at least two different test signal lines (22) are located in a same spacing region.
Regarding claim 4, Gao et al disclose wherein the plurality of test switches (21) electrically connected to different test signal lines (22) are located in different spacing regions; or wherein the plurality of test signal lines and the plurality of test control lines are located in the spacing region.
Regarding claim 5, Gao et al disclose wherein the plurality of data lines (11, 111-113) is arranged along a first direction; and the test signal line (22) and the test control line (23) are in a same layer and extend along the first direction.
Regarding claim 6, Gao et al disclose wherein at least two of the plurality of test switches (21) located in a same spacing region and electrically connected to different test signal lines (22) are electrically connected to a same test control line (23).
Regarding claim 7, Gao et al disclose wherein the plurality of test switches (21) electrically connected to a same test control line (23) and electrically connected to different test signal lines (22) are located on two sides of one of the plurality of test control lines (23).
Regarding claim 15, Gao et al disclose wherein in the display region, the display panel further comprises light-emitting devices [see col. 4, line 32- col. 5, line 8] and pixel circuits (101-103), the light-emitting devices [see col. 4, line 32- col. 5, line 8] comprise a first color light-emitting device [see col. 4, lines 64-65] and a second color light-emitting device [see col. 4, lines 65-66] that have different light-emitting colors, the pixel circuits (101-103) comprise a first pixel circuit (101) and a second pixel circuit (102), the first pixel circuit (101) is electrically connected to the first color light-emitting device [see col. 4, lines 64-65], and the second pixel circuit (102) is electrically connected to the second color light-emitting device [see col. 4, lines 65-66]; the plurality of data lines (11, 111-113) comprises a first data line (111) and a second data line (112), the first data line (111) is electrically connected to the first pixel circuit (101), and the second data line (112) is electrically connected to the second pixel circuit (102); the plurality of test switches (21) comprises first test switches (211) and second test switches (212), an output terminal of one of the first test switches (211) is electrically connected to the first data line (111), and an output terminal of one of the second test switches (212) is electrically connected to the second data line (112); wherein the first test switches (211) and the second test switches (212) are electrically connected to different test signal lines (22) of the plurality of test signal lines (22), respectively.
Regarding claim 16, Gao et al disclose wherein at least two of the first test switches (211) are connected to a same test signal line (221), or at least two of the second test switches are connected to a same test signal line.
Regarding claim 17, Gao et al disclose wherein at least two of the first test switches (211) are electrically connected to different test signal lines (221 & 222), or at least two of the second test switches (212) are electrically connected to different test signal lines (221 & 222).
Regarding claim 18, Gao et al disclose wherein the first test switches (211) connected to different test signal lines (221 & 222) are electrically connected to different test control lines (23); or, the second test switches (212) connected to different test signal lines (221 & 222) are electrically connected to different test control lines (23).
Regarding claim 19, Gao et al disclose wherein a width of the test signal line (22) is greater than a width of the test control line (23).
Regarding claim 20, Gao et al disclose [see Fig. 2] a display apparatus, comprising a display panel, wherein the display apparatus has a display region, and comprising in the display region: a plurality of data lines (data lines 11, 111-113), a plurality of test switches (test switches 21), a plurality of test signal lines (test signal lines 22) and a plurality of test control lines (test control lines 23); wherein one of the plurality of test switches (21) input terminals includes an input terminal [shown but not numbered] electrically connected to the test signal line (22), an output terminal electrically connected to one of the plurality of data lines (11, 111-113), and a control terminal [shown but not numbered] electrically connected to the test control line (23).
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO-892 for details.
Allowable Subject Matter
Claim 8 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims. Since claims 9-14 depend from claim 8, they also have allowable subject matter.
The following is a statement of reasons for the indication of allowable subject matter: regarding claim 8, the primary reason for the allowance of the claim is due to a plurality of control connection lines and a first pin, wherein the plurality of test control lines is connected to the first pin through the plurality of control connection lines; or a plurality of signal connection lines and a second pin, wherein the plurality of test signal lines is connected to the second pin through the plurality of signal connection lines. Since claims 9-14 depend from claim 8, they also have allowable subject matter.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to JERMELE M HOLLINGTON whose telephone number is (571)272-1960. The examiner can normally be reached Mon-Fri 7:00am-3:30pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lee E Rodak can be reached at 571-270-5628. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/JERMELE M HOLLINGTON/ Primary Examiner, Art Unit 2858