Prosecution Insights
Last updated: October 27, 2026
Application No. 18/763,799

DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME

Non-Final OA §103
Filed
Jul 03, 2024
Priority
Jul 07, 2023 — RE 10-2023-0088594
Examiner
WALL, VINCENT
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
1 (Non-Final)
63%
Grant Probability
Moderate
1-2
OA Rounds
5m
Est. Remaining
87%
With Interview

Examiner Intelligence

Grants 63% of resolved cases
63%
Career Allowance Rate
518 granted / 828 resolved
-5.4% vs TC avg
Strong +24% interview lift
Without
With
+24.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
39 currently pending
Career history
890
Total Applications
across all art units

Statute-Specific Performance

§101
2.5%
-37.5% vs TC avg
§103
52.3%
+12.3% vs TC avg
§102
16.4%
-23.6% vs TC avg
§112
25.1%
-14.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 828 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicants’ election without traverse of Group I, Species A, claims 1-14, figures 1-9 and 11A-11B in the reply filed on September 28, 2026, is acknowledged. Accordingly, claims 15-20 are withdrawn from consideration. Priority Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Information Disclosure Statement The information disclosure statement (IDS) submitted on July 3, 2026, was considered by the examiner. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-4, and 14 is/are rejected under 35 U.S.C. 103 as being unpatentable over Kim (US 2020/0013330 A1) (“Samsung I”), in view of Li et al. (US 2022/0052032 A1) (“Samsung II”). Regarding claim 1, Samsung I teaches in figure 20 et al.: a substrate (101) including a display area (DA) and a non-display area (NA), the non-display area (NA) including a pad area (PA); a transistor (121/105 et al.) and a conductive pattern (122) on the substrate (101) in the display area (DA); a via layer (113) on the transistor (121/105 et al.) and the conductive pattern (122) to cover the transistor (121/105 et al.) and the conductive pattern (122); a plurality of pads (CP1) on the substrate (101) in the pad area (PA); and a dummy pattern (113) on the substrate (101) in the pad area (PA), and spaced from the plurality of pads (CP1), wherein the via layer (113 in DA) and the dummy pattern (113 in PA) comprise a same material (113 in DA is the same material as 113 in PA). Kim does not teach: a first alignment electrode and a second alignment electrode on the via layer and spaced from each other; a light emitting element between the first alignment electrode and the second alignment electrode; a first electrode and a second electrode that are spaced from each other, and electrically connected to the light emitting element. This is because Samsung I shows: Using OLEDs instead of micro-LEDS. However, Kim teaches in ¶ 0060 In the following embodiments, there is exemplified a case where an organic light emitting display panel is applied as a display panel, but the present disclosure is not limited, and other types (or kinds) of display panels such as a liquid crystal display panel, a quantum nano emitting display panel, a micro-LED, a field emission display panel, and an electrophoretic display panel may be applied as the display panel. Therefore, it would have been obvious to one of ordinary skill in the art based upon the teachings of Samsung I to use another Samsung reference which teaches micro-LEDs. Samsung II teaches: a first alignment electrode (ELT1) and a second alignment electrode (ELT2) on the via layer (Samsung I, which can be one of the ILD layers of Samsung II, ¶ 0156, where there can be “at least one interlayer insualting layer (ILD)”. The term “at least one means there can be more than one, but must have one, i.e. one or more) and spaced from each other (ELT1 and ELT2 are so spaced); a light emitting element (LD) between the first alignment electrode (ELT1) and the second alignment electrode (ELT2); a first electrode (CNE1) and a second electrode (CNE2) that are spaced from each other (they are so spaced), and electrically connected to the light emitting element (CNE1 and CNE2 are electrically connected to LD). As stated above it would have been obvious for one of ordinary skill in the art to swap out the OLED of Samsung I for the micro-LED of Samsung II because Samsung I teaches that one of ordinary skill in the art would know how to do this. Samsung II teaches how to connect the micro-LED to the transistors beneath the OLED. Regarding claim 2, Samsung I teaches in figure 20 et al.: wherein the via layer (113 in DA) and the dummy pattern (113 in PA) are in a same layer (113). Regarding claim 3, Samsung I teaches in figure 20 et al.: wherein the dummy pattern (113 in PA) is adjacent to an edge of each of the plurality of pads (edges of 123). Regarding claim 4, Samsung I teaches in figure 20 et al.: wherein the dummy pattern (113 in PA) is between two adjacent pads (at least two 123s) of the plurality of pads (123). Regarding claim 14, Samsung I teaches in figure 20 et al.: further comprising (detailed below): a color conversion layer on the light emitting element and configured to change a wavelength of light emitted from the light emitting element; and a color filter on the color conversion layer (¶ 0132, where one can include a light conversion layer and a color filter on the LED. Based upon this paragraph it would have been obvious that the light conversion layer could be closer to the LED, and the color filter could be on the light conversion layer). Allowable Subject Matter Claims 5-13 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 5, Samsung I teaches in figure 20 et al.: a passivation layer (112) located between the substrate (101) and the via layer (113 in DA) in the display area (DA), and located between the substrate (101) and the dummy pattern (113 in PA) in the pad area (PA); a first insulating layer (151) on the via layer (113 in DA) in the display area (DA); and Samsung I, and Samsung II do not teach: a second insulating layer located on the first insulating layer in the display area, and located on the dummy pattern and the passivation layer in the pad area. Regarding claims 6-13, Claims 6-13 are dependent on claim 5, and are allowable for the reasons of claim 5 above. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to VINCENT WALL whose telephone number is (571)272-9567. The examiner can normally be reached Monday to Thursday at 7:30am to 2:30pm PST. Interviews can be scheduled on Tuesday thru Thursday at 10am PST or 2pm PST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jessica Manno can be reached at 571-272-2339. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VINCENT WALL/ Primary Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Jul 03, 2024
Application Filed
Oct 02, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12757463
SEMICONDUCTOR DEVICE INCLUDING TWO-DIMENSIONAL MATERIAL AND METHOD OF FABRICATING THE SAME
3y 2m to grant Granted Oct 06, 2026
Patent 12751049
SEMICONDUCTOR FILM
4y 11m to grant Granted Sep 29, 2026
Patent 12751071
SPLIT GATE TRENCH DEVICE
3y 8m to grant Granted Sep 29, 2026
Patent 12751046
SEMICONDUCTOR DEVICE INCLUDING TWO-DIMENSIONAL MATERIAL AND METHOD OF MANUFACTURING THE SAME
3y 8m to grant Granted Sep 29, 2026
Patent 12745427
TWO-DIMENSIONAL (2D) MATERIAL FOR OXIDE SEMICONDUCTOR (OS) FERROELECTRIC FIELD-EFFECT TRANSISTOR (FEFET) DEVICE
2y 6m to grant Granted Sep 22, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
63%
Grant Probability
87%
With Interview (+24.4%)
2y 9m (~5m remaining)
Median Time to Grant
Low
PTA Risk
Based on 828 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month