Prosecution Insights
Last updated: May 04, 2026
Application No. 18/779,926

MANAGING AN ORDER OF PROGRAMMING OPERATIONS IN A MEMORY SUB-SYSTEM

Final Rejection §103
Filed
Jul 22, 2024
Priority
Sep 13, 2023 — provisional 63/629,950
Examiner
CHEN, XIAOCHUN L
Art Unit
2824
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Micron Technology, Inc.
OA Round
2 (Final)
92%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
92%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allowance Rate
436 granted / 475 resolved
+23.8% vs TC avg
Minimal +0% lift
Without
With
+0.3%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
17 currently pending
Career history
492
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
46.8%
+6.8% vs TC avg
§102
32.6%
-7.4% vs TC avg
§112
19.3%
-20.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 475 resolved cases

Office Action

§103
DETAILED ACTION Acknowledgment of Amendment Acknowledgment is made of applicant's amendment, filed on 3/17/2026. The changes and remarks disclosed therein have been considered. Claims 7, 14 have been cancelled by the amendment. Claims 1, 2, 4, 8, 9, 11 and 15-20 have been amended. Therefore, claims 1-6, 8-13, 15-20 remain pending in the application. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 1-6, 7-13, 15-20 is/are rejected under 35 U.S.C. 103 as being unpatentable over Park PG PUB 20200142637 (hereinafter Park), in view of Yang PG PUB 20210280261 (hereinafter Yang). Regarding independent claim 1, Park teaches a system (figure 1 of Park) comprising: a memory device (1100 in figure 1 of Park)); and a processing device (1200 in figure 1 of Park, [0042] of Park, “…memory system 1000 may include a storage device 1100 for storing data and a memory controller 1200 for communicating between the storage device 1100…”), operatively coupled with the memory device, to perform operations comprising: receiving a request to perform a programming operation on a first set of cells addressable by a first wordline of a first die of the memory device ([0055] of Park, “…host processor 2100 may generate a program request for controlling a program operation of the memory system 1000…”, [0046] of Park, “…CPU 200 may perform various operations for controlling the storage device 1100, or generate a command and an address for the storage device 1100…”); identifying a programming order associated with the first wordline, wherein the programming order is one of: a source-to-drain programming order or a drain-to-source programming order ([0111] of Park, “…A program order PGM Order in which the program operation is performed may be changed depending on an algorithm set in a memory device…the program operation is set to be performed in the direction from the drain select line DSL to the source select line SSL…”, [0114] of Park, “…the program operation is performed in the direction from the source select line SSL to the drain select line DSL…”). performing, using the programming order and the biasing scheme, the programming operation on the first set of cells addressable by the first wordline (Park teaches performing programming using selected direction and applied voltages). Park further teaches biasing scheme in [0060] and [0100], “…the voltage generator 120 may generate a program voltage, a pass voltage, and a program verify operation in a program operation…parameter information PRM including information of setting values including a program start voltage, and a program pass voltage according to a number of dummy pages may be output…”. But Park does not teach adjusting, based on the programming order, a biasing scheme associated with the first wordline. However, Yang teaches that programming direction affects voltages (biasing) and different programming directions use different word line potential sequence, which correspond to different biasing scheme. Yang teaches in [0016] and figure 1A that “the block's word lines are driven to a low potential state in sequence moving up the columns from the bottom most word line to the top most word line 112”, Yang teaches in [0026] and figure 2A that “ word line potentials are driven low in succession on a word line by word line basis starting with the top most word line (WL_N) and ending with the bottom most word line (WL_1) 222”. Thus Yang teaches two different programming directions (from SL[Wingdings font/0xE0]BL, or BL[Wingdings font/0xE0]SL) and corresponding different biasing (word line potentials). Yang’s teaching in [0026] that “the column is cleansed of residue electrons by pushing electrons in a top-down rather than bottom-up direction 221, 222”, indicates programming direction changes electrical behavior, and biasing scheme is dependent on programming directions. Yang teaches that “word line potentials are driven low I succession”, which constitutes a biasing scheme applied to word lines during programming, and the sequence (top-down vs bottom-up) varies depending on programming direction. Therefore, Yang teaches that the applied biasing (word line potentials) is dependent on programming direction. It would have been obvious to modify Park in view of Yang because Yang identifies a problem in [0024] of Yang, “the electrons are pushed past cells that have already been fully programmed” and provides a solution, direction-dependent biasing scheme. A person with ordinary skill in the art would be motivated to incorporate Yang’s teaching into Park so to adjust Park’s biasing scheme based on programming order (direction) so as to control charge movement, such that “adjusting, based on the programming order, a biasing scheme associated with the first wordline”, in order to reduce disturbance and improve programming accuracy and reliability (abstract of Yang). Regarding claim 2, the combination of Park and Yang teaches the system of claim 1, wherein the operations further comprise: identifyingan index value of the first wordline, wherein the index value corresponds to an identifier of a physical location of the first wordline (Address of WLs being selected for programming); determining, based on the index value of the first wordline (e.g., WL1 in figures 12, 13), that the first wordline is located at a first edge of the first die (Park teaches wordlines are arranged along a string with defined positions, sequential programming along the string, either SL[Wingdings font/0xE0]BL< or BL[Wingdings font/0xE0] SL) ; in response to determining that the first wordline is located at the first edge of the first die, identifying a second wordline (e.g., WL17 in figures 12, 13) of the first die, wherein the second wordline is located at a second edge of the first die, wherein the first edge and the second edge of the first die are physically located at differing sides of the first die; and performing a second programming operation on a second set of cells addressable by the second wordline, wherein the second programming operation is performed using a same programming order as the programming order associated with the first wordline (Park teaches identify adjacent/next wordlines for continued programming, Yang also teaches in [0026] sequential programming from one WL to another WL, sequential movement from one edge to another, the combination teaches identifying WLs at edge, traversing between edges, and continuing programming in a consistent direction). Regarding claim 3, the combination of Park and Yang teaches the system of claim 1, wherein the operations further comprise: identifying a number of programming operations (many blocks in first die use same program methods as taught in figures 12, 13 of Park, Yang teaches in [0018] “succession of program-verify operations performed at each word line”) performed on the first die of the memory device, wherein each programming operation of the number of programming operations is associated with a same programming order as the programming order associated with the first wordline (Park teaches an ISPP program method, this program method is applicable to all wordlines in first die); and determining that the number of programming operations performed on the first die of the memory device satisfies a threshold criterion (Park teaches an ISPP program method, this threshold could be ISPP loop number cap, or could be P/E cycle number, or could be any control parameters for reliability, e.g., cells reached targeted threshold, determining whether a number satisfies a threshold is a well-known control technique). Regarding claim 4, the combination of Park and Yang teaches the system of claim 3, wherein the operations further comprise: in response to determining that the number of programming operations performed on the first die satisfies the threshold criterion, identifying a second wordline of the first die, wherein the second wordline is located at a second edge of the first die, wherein the first edge and the second edge of the first die are physically located at differing sides of the first die; and performing a second programming operation on a second set of cells addressable by the second wordline, wherein the second programming operation is performed using a same programming order as the programming order associated with the first wordline (Park teaches sequential programming across entire string (edge to edge), Yang teaches directional programming control, it would have been obvious to continue programing to another edge once a condition (e.g., threshold) is met). Regarding claim 5, the combination of Park and Yang teaches the system of claim 1, wherein identifying the programming order associated with the first wordline comprises: retrieving, from an entry of a metadata structure (metadata structure” has been interpreted under BRI as any storage unit containing information such as wordline identity, wordline status (programmed or not), verify condition, bias information, etc), the programming order associated with the first wordline, wherein the metadata structure comprises a plurality of entries, each entry associating an index value of a wordline of the memory device with a programming order (Park teaches controller managing programming operations, Yang teaches controller orchestrating programming direction ([0032] of Yang), it would have been obvious to store programing order information in a look up table or metadata structure because memory controllers inherently manage operation parameters, and storing such parameters in structured memory (e.g., tables) is well known and routine implementation design choice for efficient access and control). Regarding claim 6, the combination of Park and Yang teaches the system of claim 1, wherein adjusting the biasing scheme comprises: performing a GIDL seed programming scheme or a WSD programming scheme on the first set of cells addressable by the first wordline (Yang teaches in [0017] “injecting positive “seed” charge” and [0030] “the seeding process can … send more seed charge … the injection efficiency …”, this corresponds to seed-assisted programming concepts). As per independent claim 8 (method), it encompasses the same scope of invention as to that of claim 1 (apparatus claims) except it drafts in method format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. As per claim 9 (method), it encompasses the same scope of invention as to that of claim 2 (apparatus claims) except it drafts in method format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. As per claim 10 (method), it encompasses the same scope of invention as to that of claim 3 (apparatus claims) except it drafts in method format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. As per claim 11 (method), it encompasses the same scope of invention as to that of claim 4 (apparatus claims) except it drafts in method format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. As per claim 12 (method), it encompasses the same scope of invention as to that of claim 5 (apparatus claims) except it drafts in method format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. As per claim 13 (method), it encompasses the same scope of invention as to that of claim 6 (apparatus claims) except it drafts in method format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. As per independent claim 15 (CRM), it encompasses the same scope of invention as to that of claim 1 (apparatus claims) except it drafts in “non-transitory computer-readable medium” format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. In addition, Park /Yang teaches controller executing operations, and storing instructions in memory. As per claim 16 (CRM), it encompasses the same scope of invention as to that of claim 2 (apparatus claims) except it drafts in “non-transitory computer-readable medium” format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. In addition, Park /Yang teaches controller executing operations, and storing instructions in memory. As per claim 17 (CRM), it encompasses the same scope of invention as to that of claim 3 (apparatus claims) except it drafts in “non-transitory computer-readable medium” format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. In addition, Park /Yang teaches controller executing operations, and storing instructions in memory. As per claim 18 (CRM), it encompasses the same scope of invention as to that of claim 4 (apparatus claims) except it drafts in “non-transitory computer-readable medium” format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. In addition, Park /Yang teaches controller executing operations, and storing instructions in memory. As per claim 19 (CRM), it encompasses the same scope of invention as to that of claim 5 (apparatus claims) except it drafts in “non-transitory computer-readable medium” format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. In addition, Park /Yang teaches controller executing operations, and storing instructions in memory. As per claim 20 (CRM), it encompasses the same scope of invention as to that of claim 6 (apparatus claims) except it drafts in “non-transitory computer-readable medium” format instead of apparatus format. The claim is therefore rejected for the same reason as set forth above. In addition, Park /Yang teaches controller executing operations, and storing instructions in memory. Response to Arguments Applicant’s arguments, with respect to the rejection(s) of claim(s) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Park and Yang. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to XIAOCHUN L CHEN whose telephone number is (571)272-0941. The examiner can normally be reached M-F: 9AM-5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Richard Elms can be reached at 571-272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /XIAOCHUN L CHEN/ Primary Examiner, Art Unit 2824
Read full office action

Prosecution Timeline

Jul 22, 2024
Application Filed
Dec 10, 2025
Non-Final Rejection — §103
Mar 17, 2026
Response Filed
Mar 26, 2026
Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12614606
SEMICONDUCTOR DEVICE AND MEMORY DEVICE INCLUDING SAMPLING CIRCUIT
1y 8m to grant Granted Apr 28, 2026
Patent 12609173
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING THE SAME
2y 5m to grant Granted Apr 21, 2026
Patent 12609179
METHODS OF TESTING REPAIR CIRCUITS OF MEMORY DEVICES
2y 5m to grant Granted Apr 21, 2026
Patent 12609178
TEST CIRCUIT AND SEMICONDUCTOR MEMORY SYSTEM INCLUDING THE TEST CIRCUIT
2y 5m to grant Granted Apr 21, 2026
Patent 12609150
MEMORY CELL ARRANGEMENTS AND METHOD OF OPERATING A MEMORY CELL
1y 11m to grant Granted Apr 21, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
92%
Grant Probability
92%
With Interview (+0.3%)
1y 8m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 475 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month