Prosecution Insights
Last updated: October 27, 2026
Application No. 18/786,173

Display Device

Non-Final OA §102§103
Filed
Jul 26, 2024
Priority
Dec 19, 2017 — RE 10-2017-0175083 +5 more
Examiner
CRITE, ANTONIO B
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
LG Display Co., Ltd.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
69%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
377 granted / 462 resolved
+13.6% vs TC avg
Minimal -13% lift
Without
With
+-13.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
30 currently pending
Career history
499
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
53.4%
+13.4% vs TC avg
§102
25.0%
-15.0% vs TC avg
§112
19.9%
-20.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 462 resolved cases

Office Action

§102 §103
DETAILED ACTION This Action is responsive to the communication filed on 07/26/2024. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-2, 17, and 19 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Park (US 2017/0358641). Regarding claim 1, Park (see, e.g., FIG. 1, FIG. 6, FIG. 8) discloses a display device comprising: a flexible substrate 110 including an active area DA and a bending area BA (Para 0026, Para 0033, Para 0090); a plurality of pixel driving circuits T1, T2, Cst disposed in the active area DA, each of the pixel driving circuits T1, T2, Cst including a first thin film transistor T1, a second thin film transistor T2, and a storage capacitor Cst (Para 0070, Para 0075); a plurality of first signal lines 151, 153 disposed in the active area DA and electrically connected to one or more of the pixel driving circuits T1, T2, Cst (Para 0070, Para 0076, Para 0079); a first potential supply line 172 electrically connected to one or more of the pixel driving circuits T1, T2, Cst (Para 0070-Para 0072, Para 0074-Para 0075); and a first signal link 50 extending into the bending area BA, the first signal link 50 connected to the first potential supply line 172 between the bending area BA and one or more of the first signal lines 151, 153 (Para 0047, Para 0074). Regarding claim 2, Park (see, e.g., FIG. 1, FIG. 6, FIG. 8) teaches the display device of claim 1, further comprising a scan driver 400a electrically connected to the plurality of first signal lines 151, 153 (Para 0029-Para 00331, Para 0042, Para 0044). Regarding claim 17, Park (see, e.g., FIG. 1, FIG. 6, FIG. 8) teaches the display device of claim 1, where the storage capacitor Cst includes a storage electrode 156 disposed on a same layer e.g., 141 as a gate electrode 155a of the first thin film transistor T1 (Para 0095). Regarding claim 19, Park (see, e.g., FIG. 1, FIG. 6, FIG. 8) teaches the display device of claim 1, further comprising a storage supply line 157 electrically connected to the storage capacitor Cst, the storage supply line 157 disposed on a same layer e.g., 120 as a source electrode 136a and a drain electrode 137a of the first thin film transistor T1 (Para 0093, Para 0095). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 15 is rejected under 35 U.S.C. 103 as being unpatentable over Park (US 2017/0358641), in view of Son (US 2019/0181198). Regarding claim 15, although Park shows substantial features of the claimed invention, Park fails to expressly teach the display device of claim 1, wherein first thin film transistor has a polycrystalline semiconductor layer and the second thin film transistor has an oxide semiconductor layer. Son (see, e.g., FIG. 3B) teaches that the first thin film transistor T1 has a polycrystalline semiconductor layer OSP1 and the second thin film transistor T2 has an oxide semiconductor layer OSP2 for the purpose of utilizing a material for a driving transistor for high mobility and high reliability and a material for a switching transistor for an improved on-off property (Para 0069, Para 0072, Para 0086, Para 0088). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the material of the first thin film transistor and the material of the second thin film transistor for the purpose of utilizing a material for a driving transistor for high mobility and high reliability and a material for a switching transistor for an improved on-off property (Para 0072, Para 0088). Claim 18 is rejected under 35 U.S.C. 103 as being unpatentable over Park (US 2017/0358641), in view of You (KR 2017-0122356 A). Regarding claim 18, although Park shows substantial features of the claimed invention, Park fails to expressly teach display device of claim 1, further comprising a light-shielding layer under the second thin film transistor, and wherein the storage capacitor includes a storage electrode disposed on a same layer as the light shielding layer. You (see, e.g., FIG. 1) teaches a light-shielding layer 122 under a second thin film transistor TR for the purpose of preventing light from being incident on the active layer of the thin film transistor (Para 0041). The combination of Park (see, e.g., FIG. 1, FIG. 6, FIG. 8) / You (see, e.g., FIG. 1) teaches a light-shielding layer 122 (as taught by You) under the second thin film transistor T2 (as taught by Park), and wherein the storage capacitor Cst (as taught by Park) includes a storage electrode 156 (as taught by Park) disposed on a same layer e.g., 110 (as taught by Park) as the light shielding layer 122 (as taught by You). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to in the light shielding layer as described by You to the device of Park for the purpose of preventing light from being incident on the active layer of the thin film transistor (Para 0041). Allowable Subject Matter Claims 3-14 and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANTONIO CRITE whose telephone number is (571) 270-5267. The examiner can normally be reached Monday - Friday, 10:00 am - 6:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Kretelia Graham can be reached at (571) 272-5055. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ANTONIO B CRITE/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Jul 26, 2024
Application Filed
Sep 30, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772723
DISPLAY APPARATUS
4y 9m to grant Granted Oct 20, 2026
Patent 12772631
LIGHT-EMITTING MODULE
3y 4m to grant Granted Oct 20, 2026
Patent 12765422
Light-Emitting Substrate and Display Device
3y 2m to grant Granted Oct 13, 2026
Patent 12757512
STRUCTURES INCLUDING A PHOTODETECTOR AND MULTIPLE DEEP TRENCHES
2y 8m to grant Granted Oct 06, 2026
Patent 12751034
DUAL-GATE SEMICONDUCTOR STRUCTURES FOR POWER APPLICATIONS
2y 9m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
69%
With Interview (-13.0%)
2y 4m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 462 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month