Prosecution Insights
Last updated: April 19, 2026
Application No. 18/787,397

ELECTRONIC DEVICE

Non-Final OA §103
Filed
Jul 29, 2024
Examiner
SHARMA, ADITYA
Art Unit
2847
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Innolux Corporation
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
2y 8m
To Grant
99%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allow Rate
18 granted / 20 resolved
+22.0% vs TC avg
Strong +17% interview lift
Without
With
+16.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
18 currently pending
Career history
38
Total Applications
across all art units

Statute-Specific Performance

§103
60.8%
+20.8% vs TC avg
§102
30.1%
-9.9% vs TC avg
§112
9.1%
-30.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 20 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1-3 and 7-9 are rejected under 35 U.S.C. 103 as being unpatentable over Tanaka (US 20190296148 A1) Regarding Claim 1 – Tanaka teaches electronic device, comprising: a substrate comprising a peripheral region (Fig 7 shows the device outline (100) and pads placed on the outer edge (peripheral region)); a first conductive structure disposed in the peripheral region and comprising a first conductive layer and a second conductive layer, wherein the first conductive layer and the second conductive layer are arranged along a first direction (Fig 7; 161a and 161b are both conductive pads in the peripheral region and they are both arranged along one direction (vertically)); a second conductive structure disposed in the peripheral region and comprising a third conductive layer (Fig 7; 101b), wherein the first conductive structure and the second conductive structure are arranged along a second direction perpendicular to the first direction (Fig 7 shows first conductive structure (161a/161b) and second conductive structure 101b arranged across the layout horizontally); a first wire disposed in the peripheral region and electrically connected between the first conductive layer and the third conductive layer (Fig 7 shows wire leaving in the horizontal direction from layer 161a to 101b); and a second wire disposed in the peripheral region and electrically connected to the second conductive layer (Fig 7 shows the wire leaving in the horizontal direction from layer 161b to 101b). However, Tanaka does not explicitly disclose wherein the first wire is adjacent to the second wire along the first direction. Tanaka discloses joining the two wires into a single wire traveling in the horizontal direction. It would have been obvious for a person with ordinary skill in the art before the effective filing date of the claimed invention to have provided the device of Tanaka with the first wire is adjacent to the second wire along the first direction. Regardless of providing both the wires traveling in vertical direction to the second conductive structure or joining both wires into a single wire. The first conductive structure and the second conductive structure are electrically connected in the same fashion regardless of whether we use one wire or two wires. The circuit would operate in exactly the same way regardless of whether we use one or two wires so then it would have been obvious to use two wires instead of one where the first wire is adjacent to the second wire along the first direction and further, it has been held to be within the general skill of a worker in the art to make singular part as plural parts as a matter of obvious engineering choice. Nerwin v. Erlichman, 168 USPQ 177, 179 (PTO Bd. Of Int. 1969). Regarding Claim 2 – Tanaka teaches the electronic device as claimed in claim 1, further comprising a third conductive structure disposed in the peripheral region, wherein the first conductive structure and the third conductive structure are arranged along the first direction (Fig 7; 151). Regarding Claim 3 – Tanaka teaches the electronic device as claimed in claim 2, further comprising a fourth conductive structure disposed in the peripheral region, wherein the third conductive structure and the fourth conductive structure are arranged along the second direction (Fig 7 shows 151 and 152 arranged across the layout in the peripheral region horizontally). Regarding Claim 7 – Tanaka teaches the electronic device as claimed in claim 1, wherein the second wire electrically connects to the second conductive structure (Fig 7; wire connecting 161b and 101b). Regarding Claim 8 – Tanaka teaches the electronic device as claimed in claim 1, wherein the first wire comprises a plurality of turning portions (Fig 7; the wire leaving conductive layer 161a showing several directions by branching). Regarding Claim 9 – Tanaka teaches the electronic device as claimed in claim 1, wherein the second wire comprises a plurality of turning portions (Fig 7; the wire leaving conductive layer 161b showing several directions by branching). Allowable Subject Matter Claims 4-6, and 10 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ADITYA SHARMA whose telephone number is (571)270-7246. The examiner can normally be reached Monday - Friday 8:30 - 5:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Timothy Thompson can be reached at (571) 272-2342. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ADITYA SHARMA/ Examiner, Art Unit 2847 /TIMOTHY J THOMPSON/ Supervisory Patent Examiner, Art Unit 2847
Read full office action

Prosecution Timeline

Jul 29, 2024
Application Filed
Feb 09, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12588141
CIRCUIT BOARD ARRANGEMENT COMPRISING A CIRCUIT BOARD PROVIDED WITH A GRAPHENE ISLAND AND METHOD OF COMMUNICATING BETWEEN A FIRST AND A SECOND CIRCUIT
2y 5m to grant Granted Mar 24, 2026
Patent 12586611
ELECTRONIC DEVICE
2y 5m to grant Granted Mar 24, 2026
Patent 12575029
WIRING BOARD
2y 5m to grant Granted Mar 10, 2026
Patent 12550698
VIA PROFILE SHRINK FOR ADVANCED INTEGRATED CIRCUIT STRUCTURE FABRICATION
2y 5m to grant Granted Feb 10, 2026
Patent 12545200
GROMMET FOR VEHICLE AND METHOD OF ASSEMBLING GROMMET ASSEMBLY FOR VEHICLE
2y 5m to grant Granted Feb 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
99%
With Interview (+16.7%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 20 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month