Prosecution Insights
Last updated: October 02, 2026
Application No. 18/794,460

SEMICONDUCTOR DEVICE COMPRISING A SEMICONDUCTOR DIE SANDWICHED BETWEEN TWO LEADFRAMES AND A METHOD FOR FABRICATING THE SAME

Non-Final OA §102§112
Filed
Aug 05, 2024
Priority
Sep 26, 2023 — DE 10 2023 126 006.5
Examiner
RAHMAN, MOHAMMAD A
Art Unit
Tech Center
Assignee
Infineon Technologies AG
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
6m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
498 granted / 572 resolved
+27.1% vs TC avg
Moderate +11% lift
Without
With
+10.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
26 currently pending
Career history
583
Total Applications
across all art units

Statute-Specific Performance

§101
2.7%
-37.3% vs TC avg
§103
46.7%
+6.7% vs TC avg
§102
30.4%
-9.6% vs TC avg
§112
18.7%
-21.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 572 resolved cases

Office Action

§102 §112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION Election/ Restrictions Applicant's election of group II without traverse: claims 1-7, in the “Response to Election / Restriction Filed - 07/28/2026”, withdrawal of non-elected claim(s) 8-12 is/are acknowledged. This office action considers claims 1-12, in “Claims - 08/05/2024”, pending for prosecution, of which claim(s) 8-12 is/are withdrawn. Priority Acknowledgment is made of applicant's claim for foreign benefit based on DE10 2023 126 006.5 filed on 09/26/2023. Claim Rejections - 35 USC § 112 The following is a quotation of the second paragraph of 35 U.S.C. 112: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-7 rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, or for pre-AIA the applicant regards as the invention. Claim 1 recites: “an encapsulant embedding the semiconductor die, wherein the first leads and the second leads are disposed outside the encapsulant”. There is insufficient antecedent basis for this limitation in the claim. The applicant may recite the following to overcome this rejection: “an encapsulant embedding the semiconductor die, wherein the one or more first leads and the one or more second leads are disposed outside the encapsulant”. Claim 1 further recites: “the first die pad of the first leadframe is completely exposed at the top surface of the device”. There is insufficient antecedent basis for this limitation in the claim. The applicant may recite the following to overcome this rejection: “the first die pad of the first leadframe is completely exposed at the top surface of the semiconductor device”. Claim 2 recites: “the first leads extend outside the encapsulant from the first level to a third level, and the second leads extend outside the encapsulant from the second level to the third level”. There is insufficient antecedent basis for this limitation in the claim. The applicant may recite the following to overcome this rejection: “the one or more first leads extend outside the encapsulant from the first level to a third level, and the one or more second leads extend outside the encapsulant from the second level to the third level”. Claim 7 recites: “wherein the device is a leaded package”. There is insufficient antecedent basis for this limitation in the claim. The applicant may recite the following to overcome this rejection: “wherein the semiconductor device is a leaded package”. Claims 2-7 depend from claim 1. Claim Rejections - 35 USC § 102 The following is a quotation of 35 U.S.C. 102(a)(2): (a) NOVELTY; PRIOR ART.—A person shall be entitled to a patent unless— (2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Notes: when present, semicolon separated fields within the parenthesis (; ;) represent, for example, as (30A; Fig 2B; [0128]) = (element 30A; Figure No. 2B; Paragraph No. [0128]). For brevity, the texts “Element”, “Figure No.” and “Paragraph No.” shall be excluded, though; additional clarification notes may be added within each field. The number of fields may be fewer or more than three indicated above. These conventions are used throughout this document. Claims 1, 3, 7 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Saklang et al. (US 20240178111 A1 – hereinafter Saklang). Regarding Claim 1, Saklang teaches a semiconductor device (see the entire document; Fig. 6 in view of Figs. 2-5; specifically, [0010]-[0012], and as cited below), comprising: a first leadframe comprising a first die pad (108 – Fig. 6 – [0011]) and one or more first leads (112 – [0012] – see also Fig. 4) formed integral with the first die pad (108) and extending outward from the first die pad in a first direction (-y direction); a second leadframe comprising a second die pad (106 – [0011]) and one or more second leads (110 – [0012] – see also Fig. 4) formed integral with the second die pad (106) and extending outward from the second die pad (106) in a second direction different than the first direction (y direction); a semiconductor die (102 – [0012]) disposed between the first die pad (108) and the second die pad (106); and an encapsulant (118 – [0016]) embedding the semiconductor die (102), wherein the first leads (112) and the second leads (110) are disposed outside the encapsulant (118); characterized in that the first die pad (108) of the first leadframe is completely exposed at the top surface of the device (Fig. 6 shows top surface of 108 is completely exposed). Regarding Claim 3, Saklang teaches the semiconductor device according to claim 1, wherein the semiconductor die is a vertical semiconductor transistor die, in particular a semiconductor power transistor die, an IGBT die, a MOSFET die, a CoolMOS die, a wide band gap semiconductor transistor die, in particular a SiC transistor die (SoC – [0010]). Regarding Claim 7, Saklang teaches the semiconductor device according to claim 1, wherein the device is a leaded package (leadframe package – [0015]. Allowable Subject Matter Claims 2, 4-6 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is the Examiner’s Reasons for Allowance: The prior art fails to disclose and would not have rendered obvious: Regarding claim 2: The semiconductor device according to claim 1, wherein the first die pad is disposed on a first level, and the second die pad is disposed on a second level, and the first leads extend outside the encapsulant from the first level to a third level, and the second leads extend outside the encapsulant from the second level to the third level. Regarding claim 4: The semiconductor device according to claim 3, wherein the semiconductor transistor die comprises a first main face and a second main face opposite to the first main face, and a source pad disposed on the first main face and a drain pad disposed on the second main face. Claims 5-6 depend from claim 4. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to MOHAMMAD A. RAHMAN whose telephone number is (571) 270-0168 and email is mohammad.rahman5@uspto.gov. The examiner can normally be reached on Mon-Fri 8:00-5:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Julio J. Maldonado can be reached on (571) 272-1864. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see https://ppair-my.uspto.gov/pair/PrivatePair. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /MOHAMMAD A RAHMAN/ Primary Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Aug 05, 2024
Application Filed
Sep 17, 2026
Non-Final Rejection mailed — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12745509
LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME, DISPLAY SUBSTRATE
3y 1m to grant Granted Sep 22, 2026
Patent 12738315
NEUROMORPHIC SYNAPSE DEVICE WITH EXCELLENT LINEARITY CHARACTERISTICS AND OPERATING METHOD THEREOF
4y 7m to grant Granted Sep 15, 2026
Patent 12740053
SEMICONDUCTOR DEVICE INCLUDING DIFFERENT CONDUCTIVE LINES
3y 0m to grant Granted Sep 15, 2026
Patent 12740139
THREE-DIMENSIONAL SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
2y 7m to grant Granted Sep 15, 2026
Patent 12740150
INTEGRATION OF STACKED LOGIC DEVICE WITH PASSIVE DEVICE
3y 1m to grant Granted Sep 15, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
98%
With Interview (+10.8%)
2y 8m (~6m remaining)
Median Time to Grant
Low
PTA Risk
Based on 572 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month