Prosecution Insights
Last updated: October 04, 2026
Application No. 18/811,794

SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME

Non-Final OA §102§112
Filed
Aug 22, 2024
Priority
May 26, 2020 — RE 10-2020-0063110 +1 more
Examiner
CRITE, ANTONIO B
Art Unit
Tech Center
Assignee
Lumens Co. Ltd.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
3m
Est. Remaining
68%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
376 granted / 461 resolved
+21.6% vs TC avg
Minimal -13% lift
Without
With
+-13.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
27 currently pending
Career history
484
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
54.1%
+14.1% vs TC avg
§102
24.6%
-15.4% vs TC avg
§112
19.6%
-20.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 461 resolved cases

Office Action

§102 §112
DETAILED ACTION This Action is responsive to the communication filed on 08/22/2024. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. Claims 2-8 are rejected under 35 U.S.C. 112(b) as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, regards as the invention. Claim 2, which depends from Claim 1, recites the limitation: “an encapsulation member for covering the first electrodes and the semiconductor light emitting chip, wherein the insulating material serves as the encapsulation member” (emphasis added). Further, Claim 1 recites the limitation: “an insulating material is filled in-between inner lateral surfaces of the first electrodes” (emphasis added). Claim 2 has been rendered indefinite because it is unclear whether the limitation “the insulating material serves as the encapsulation member” intends to claim that the insulating material of Claim 1 that is filled in-between the inner lateral surfaces of the first electrodes also includes covering the first electrodes and the semiconductor light emitting chip or intends to claim that the insulating material in Claim 2 is redefined as the encapsulation member covering the first electrodes and the semiconductor light emitting chip previously introduced within Claim 2. Claim 3 is also rejected under 35 U.S.C. 112(b) as being indefinite due to the claims’ dependency to Claim 2. Claim 4, which depends from Claim 1, recites the limitation: “an insulation layer with a thru hole, under the semiconductor light emitting chip, wherein the insulating material serves as the insulation layer” (emphasis added). Further, Claim 1 recites the limitation: “an insulating material is filled in-between inner lateral surfaces of the first electrodes” (emphasis added). Claim 4 has been rendered indefinite because it is unclear whether the limitation “the insulating material serves as the insulation layer” intends to claim that the insulating material of Claim 1 that is filled in-between the inner lateral surfaces of the first electrodes also includes a thru hole or intends to claim that the insulating material in Claim 2 is redefined as the insulating layer previously introduced within Claim 2. Claims 5-7 are also rejected under 35 U.S.C. 112(b) as being indefinite due to the claims’ dependency to Claim 4. Claim 8, which depends from Claim 1, recites the limitation: “an insulation layer with a thru hole, under the semiconductor light emitting chip, wherein the insulating material serves as the insulation layer” (emphasis added). Further, Claim 1 recites the limitation: “an insulating material is filled in-between inner lateral surfaces of the first electrodes” (emphasis added). Claim 8 has been rendered indefinite because it is unclear whether the limitation “the insulating material serves as the insulation layer” intends to claim that the insulating material of Claim 1 that is filled in-between the inner lateral surfaces of the first electrodes also includes a thru hole or intends to claim that the insulating material in Claim 8 is redefined as the insulating layer previously introduced within Claim 8. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1 and 9 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Hsieh (US 2015/0349231). Regarding claim 1, Hsieh (see, e.g., FIG. 2B) discloses a semiconductor light emitting device comprising: a semiconductor light emitting chip 30 (Para 0029); and first electrodes 511, 512 (left); 511, 512 (right) electrically connected to the semiconductor light emitting chip 30, with the first electrodes 511, 512 (left); 511, 512 (right) each having a planar area larger than that of the semiconductor light emitting chip 30, wherein lower surfaces e.g., lower surfaces of 511, 512 (left); 511, 512 (right) of the first electrodes 511, 512 (left); 511, 512 (right) are exposed externally, and an insulating material 261 is filled in-between inner lateral surfaces e.g., inner lateral surfaces of 511, 512 (left); 511, 512 (right) of the first electrodes 511, 512 (left); 511, 512 (right) (Para 0028, Para 0030). Regarding claim 9, Hsieh (see, e.g., FIG. 2B) teaches the semiconductor light emitting device of claim 1, wherein the first electrode 511, 512 (left); 511, 512 (right) and the semiconductor light emitting chip 30 are electrically connected through a conductive adhesive material e.g., anisotropic conductive adhesive material (Para 0029). Claims 1 and 10 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Ting (US 2015/0325748). Regarding claim 1, Ting (see, e.g., FIG. 4B, inverted) discloses a semiconductor light emitting device comprising: a semiconductor light emitting chip 122, 124 (Para 0071); and first electrodes 126d2, 128d2 electrically connected to the semiconductor light emitting chip 122, 124, with the first electrodes 126d2, 128d2 each having a planar area larger than that of the semiconductor light emitting chip 122, 124, wherein lower surfaces of the first electrodes 126d2, 128d2 are exposed externally, and an insulating material 130d is filled in-between inner lateral surfaces e.g., inner lateral surfaces of 126d2, 128d2 of the first electrodes 126d2, 128d2 (Para 0080). Regarding claim 10, Ting (see, e.g., FIG. 4B, inverted) teaches the semiconductor light emitting device of claim 1, wherein the lower surfaces e.g., lower surfaces of 126d2, 128d2 of the first electrodes 126d2, 128d2 and the lower surface e.g., lower surface of 130d of the encapsulation member 130d are joined evenly without a step. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANTONIO CRITE whose telephone number is (571) 270-5267. The examiner can normally be reached Monday - Friday, 10:00 am - 6:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Kretelia Graham can be reached at (571) 272-5055. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ANTONIO B CRITE/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Aug 22, 2024
Application Filed
Sep 24, 2026
Non-Final Rejection mailed — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751034
DUAL-GATE SEMICONDUCTOR STRUCTURES FOR POWER APPLICATIONS
2y 9m to grant Granted Sep 29, 2026
Patent 12745639
Apparatus And Method To Reduce The Thermal Resistance Of Semiconductor Substrates
3y 8m to grant Granted Sep 22, 2026
Patent 12740203
POLARIZER, LIGHT EMITTING DEVICE, AND LIGHT EMITTING APPARATUS
3y 0m to grant Granted Sep 15, 2026
Patent 12740201
SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD FOR SEMICONDUCTOR STRUCTURE
3y 1m to grant Granted Sep 15, 2026
Patent 12733303
IC PACKAGE WITH MICRO LEDS
4y 0m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
68%
With Interview (-13.4%)
2y 4m (~3m remaining)
Median Time to Grant
Low
PTA Risk
Based on 461 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month