Prosecution Insights
Last updated: October 04, 2026
Application No. 18/827,395

PUNCH THROUGH STOPPER IN BULK FINFET DEVICE

Non-Final OA §102
Filed
Sep 06, 2024
Priority
Apr 16, 2014 — provisional 61/980,292 +5 more
Examiner
VU, VU A
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Adeia Semiconductor Solutions LLC
OA Round
1 (Non-Final)
92%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allowance Rate
1258 granted / 1362 resolved
+24.4% vs TC avg
Moderate +7% lift
Without
With
+6.6%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 10m
Avg Prosecution
46 currently pending
Career history
1381
Total Applications
across all art units

Statute-Specific Performance

§101
1.0%
-39.0% vs TC avg
§103
46.5%
+6.5% vs TC avg
§102
31.3%
-8.7% vs TC avg
§112
15.0%
-25.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1362 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim 1 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by Cheng et al. (U.S. Patent Application Publication No. 2014/0061794). Regarding claim 1, Cheng teaches a method for forming a semiconductor device comprising: forming a sacrificial spacer on the upper portion of the sidewall of the fin structure (Figs. 4-5, forming sacrificial spacer 24 on the upper portion of the sidewall of the fin structure 14); forming a doped semiconductor material on the exposed of the fin structure (Fig. 6, forming doped semiconductor material 28 on the exposed of the fin structure 14); diffusing dopant from the doped semiconductor material to a base portion of the fin structure ([0025], last 3 lines); and removing the sacrificial spacer (Fig. 7, the sacrificial spacer on sidewall of fin 14 is removed). Claim 1 is rejected under 35 U.S.C. 102(a)(2) as being anticipated by Cheng et al. (U.S. Patent No. 8,932,918). Regarding claim 1, Cheng teaches a method for forming a semiconductor device comprising: forming a sacrificial spacer on the upper portion of the sidewall of the fin structure (Figs. 4-5, forming sacrificial spacer 24 on the upper portion of the sidewall of the fin structure 14); forming a doped semiconductor material on the exposed of the fin structure (Fig. 6, forming doped semiconductor material 28 on the exposed of the fin structure 14); diffusing dopant from the doped semiconductor material to a base portion of the fin structure (column 1, lines 30-31; column 4, lines 60-62); and removing the sacrificial spacer (Fig. 7, the sacrificial spacer on sidewall of fin 14 is removed). Pertinent Art For the benefits of the Applicant, US-8310013-B2, US-9202915-B2, US-9390976-B2, US-10770461-B2, and US-9837440-B2, are cited on the record as being pertinent to significant disclosure through some but not all claimed features of the defined invention. In particular, the references fail to disclose the combination of limitation including “diffusing dopant from the doped semiconductor material to a base portion of the fin structure and removing the sacrificial spacer.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to VU A VU whose telephone number is (571)270-7467. The examiner can normally be reached M-F: 8:00AM - 5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, CHAD M DICKE can be reached at (571) 270-7996. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VU A VU/Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Sep 06, 2024
Application Filed
Aug 27, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751331
SEMICONDUCTOR CHIP, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR PACKAGE INCLUDING THE SAME
3y 0m to grant Granted Sep 29, 2026
Patent 12751258
SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
2y 11m to grant Granted Sep 29, 2026
Patent 12751303
METHOD OF MANUFACTURING PACKAGING SUBSTRATE AND PACKAGING SUBSTRATE MANUFACTURED THEREBY
3y 1m to grant Granted Sep 29, 2026
Patent 12751123
MULTI-CHANNEL VISIBLE LIGHT COMMUNICATION SYSTEM
2y 9m to grant Granted Sep 29, 2026
Patent 12745663
SINGULATION OF INTEGRATED CIRCUIT PACKAGE SUBSTRATES WITH GLASS CORES
3y 11m to grant Granted Sep 22, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
92%
Grant Probability
99%
With Interview (+6.6%)
1y 10m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1362 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month