Prosecution Insights
Last updated: October 24, 2026
Application No. 18/853,303

Light Receiving Element

Non-Final OA §102§103
Filed
Oct 01, 2024
Priority
Apr 12, 2022 — nonprovisional of PCTJP2022017601
Examiner
ULLAH, ELIAS
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Nippon Telegraph and Telephone Corporation
OA Round
1 (Non-Final)
85%
Grant Probability
Favorable
1-2
OA Rounds
3m
Est. Remaining
93%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
734 granted / 863 resolved
+17.1% vs TC avg
Moderate +8% lift
Without
With
+7.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
28 currently pending
Career history
892
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
35.9%
-4.1% vs TC avg
§102
53.1%
+13.1% vs TC avg
§112
7.4%
-32.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 863 resolved cases

Office Action

§102 §103
DETAILED ACTION Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1, 4-6 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Ishimura et al. ( Ishimura, US 2008/0303059). Regarding claim 1, Ishimura shows a light receiving element comprising: a substrate (substrate 21 in FIG. 5); a first electrode metal (electrode 19) formed on a top surface of the substrate (substrate 21); a semiconductor layer ( semiconductor layer 11/12/13) bonded to a top surface of the first electrode metal (electrode 19); and a second electrode metal (electrode 17) formed on a top surface of the semiconductor layer (semiconductor layer 11/12/13), wherein the semiconductor layer includes a first semiconductor contact layer (cathode 16/ side contact 22) in contact with the first electrode metal (electrode 19) a second semiconductor contact layer (contact layer 23) in contact with the second electrode metal (electrode 17), and a semiconductor absorbing layer (layer 11-13) between the first semiconductor contact layer and the second semiconductor contact layer (see FIG. 5), and the first electrode metal has an extraction path for propagating a signal to an anode electrode (anode electrode 17) or a cathode electrode (cathode electrode 16). Regarding claims 4-5, Ishimura shows a light receiving element comprising: a substrate (substrate 21 in FIG. 5); a first electrode pad ( pad 22) connected to the first electrode metal (electrode 19); and a second electrode pad ( pad connected to wire 25) connected to the second electrode metal (electrode 17), wherein the first electrode pad and the second electrode pad are formed at positions where a distance between top surfaces of the first electrode pad and the second electrode pad and the top surface of the substrate is smaller than a distance between a top surface of the second semiconductor contact layer and the top surface of the substrate (see FIG. 5). Regarding claim 6, Ishimura shows a light receiving element comprising, wherein the first semiconductor contact layer includes a selectively doped region (regions 11-13). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claims 2 -3 are rejected under 35 U.S.C. 103 as being unpatentable over Ishimura et al. ( Ishimura, US 2008/0303059) in view of Baumheinrich et al. (US 2022/0102583). Regarding claim 2, Ishimura teaches a light receiving element , but fails to teach an antireflection film formed on the second semiconductor contact layer. Baumheinrich teaches an antireflection film (film 37 in FIG. 25A) formed on the second semiconductor contact layer (contact layer 13d). At the time the invention was made, it would have been obvious to a person having ordinary skill in the art to add an antireflection film on the contact layer, because it would protect the contact layer without blocking the light. Regarding claim 3, Ishimura teaches a light receiving element , but fails to teach the first electrode metal includes gold having a thickness of at least 30 nm. Baumheinrich taches teach the first electrode metal includes gold ([0247]) having a thickness of at least 30 nm ([0244]) At the time the invention was made, it would have been obvious to a person having ordinary skill in the art to use gold material in the conductive element, because it would provide improved electrical conductivity as taught by Baumheinrich . Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ELIAS M ULLAH whose telephone number is (571)272-1415. The examiner can normally be reached M-F at 8AM-5PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Yara Green can be reached at 571-270-3035. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ELIAS ULLAH/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Oct 01, 2024
Application Filed
Sep 30, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772877
PACKAGING ARCHITECTURE WITH TRENCH VIA ROUTING FOR ON-PACKAGE HIGH-SPEED INTERCONNECTS
4y 4m to grant Granted Oct 20, 2026
Patent 12772685
ORGANIC ELECTROLUMINESCENT ELEMENT, ORGANIC ELECTROLUMINESCENT DISPLAY APPARATUS, AND ELECTRONIC DEVICE
2y 7m to grant Granted Oct 20, 2026
Patent 12772898
SEMICONDUCTOR PACKAGING WITH TRANSPARENCY AND METHOD OF MANUFACTURING THE SAME
3y 3m to grant Granted Oct 20, 2026
Patent 12772906
PACKAGING STRUCTURE AND PACKAGING METHOD
3y 0m to grant Granted Oct 20, 2026
Patent 12772453
LOGIC AND MEMORY DEVICE WITH COMMON VERTICAL CHANNEL
3y 0m to grant Granted Oct 20, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
85%
Grant Probability
93%
With Interview (+7.7%)
2y 4m (~3m remaining)
Median Time to Grant
Low
PTA Risk
Based on 863 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month