Prosecution Insights
Last updated: October 04, 2026
Application No. 18/883,858

DISPLAY PANEL AND DISPLAY APPARATUS

Non-Final OA §102§103
Filed
Sep 12, 2024
Priority
Mar 25, 2024 — CN 202410342963.3
Examiner
ASSOUMAN, HERVE-LOUIS Y
Art Unit
Tech Center
Assignee
Visionox Technology Inc.
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
96%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allowance Rate
627 granted / 686 resolved
+31.4% vs TC avg
Minimal +4% lift
Without
With
+4.1%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
34 currently pending
Career history
713
Total Applications
across all art units

Statute-Specific Performance

§101
3.3%
-36.7% vs TC avg
§103
59.1%
+19.1% vs TC avg
§102
18.7%
-21.3% vs TC avg
§112
8.3%
-31.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 686 resolved cases

Office Action

§102 §103
Notice of AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The following title is suggested: “A Display Panel Comprising Stacked Wirings” Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-2 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Nakanishi (US 2004/0041753 A1). Regarding independent claim 1: Nakanishi teaches (e.g., Figs. 1-3) a display panel (Fig. 3; [0044]-[0056]: device stacked from substrate 2 to substrate 14 corresponds to the display panel), wherein the display panel comprises a first display region ([0045], [0048] and [0077]: 4/5), the first display region comprises a first region (first display region comprises a first region 5), and the display panel comprises: a substrate ([0056]: 2) and a plurality of wires ([0046]-[0047] and [0059]: 105a/105b) located on the substrate; the first region comprises at least one wire region ([0045]-[0048]: region 5), the at least one wire region comprises at least part of the substrate (2) and at least two of the plurality of wires ([0046]]-[0047 and [0059]]105a/105b) located on the substrate, the at least two of the plurality of wires (105a/105b) in the at least one wire region are stacked and insulated ([0057]; 283) along a direction (vertical direction) perpendicular to the substrate. Regarding claim 2: Nakanishi teaches the claim limitation if the display panel of claim 1, on which this claim depends, wherein the at least one wire region (region 5) comprises at least one first wire region (region of wires 105a/105b), at least two of the plurality of wires in the first wire region are stacked (the two left-most 105a/105b are stacked) and insulated ([0057]: 283) along the direction perpendicular (vertical direction) to the substrate, and the at least two of the plurality of wires (105a/105b) in the first wire region extend along a first direction (vertical direction); the at least one wire region comprises at least one second wire region ([0046]-[0047] and [0059]: region of right-most wires 105a/105b), at least two of the plurality of wires ([0046]-[0047] and [0059]: 105a/105b) in the second wire region are stacked and insulated ([0057]: 283) along the direction perpendicular (vertical direction) to the substrate, and the at least two of the plurality of wires ([0046]-[0047] and [0059]: 105a/105b) in the second wire region extend along a second direction (horizontal direction); the first direction (vertical direction) intersects the second direction (horizontal direction). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 20 is rejected under 35 U.S.C. 103 as being unpatentable over Nakanishi (US 2004/0041753 A1) in view of Lee et al. (US 2022/0199753 A1) Regarding claim 20: Nakanishi teaches a display apparatus, comprising the display panel of claim 1, on which this claim depends. Nakanishi does not expressly teach that the display apparatus further comprises a photosensitive module, the photosensitive module is arranged on a side opposite to a light-emitting side of the first display region of the display panel. Lee teaches (e.g., Fig. 7) a display apparatus comprising a photosensitive module ([0060]: sensing module 220 is sensitive to light, thus, meets the requirement of a photosensitive module), the photosensitive module (220) is arranged on a side opposite to a light-emitting side ([0093], [0120], [0135] and [0151]: ED) of the first display region of a display panel ([0134]-[0136] and [0155]: 210). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention, to include in the display apparatus of Nakanishi, the photosensitive module, the photosensitive module being arranged on a side opposite to a light-emitting side of the first display region of the display panel, as taught by Lee, for the benefits of increasing the sensitivity of and functions of the display device. Allowable Subject Matter Claims 3-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 3: the cited prior art of record, either singly or in proper combination, does not teach or make obvious, along with the other claimed features, a display panel, wherein the display panel comprises: “the first display region further comprises at least one second region, and light transmittance of the first region is lower than light transmittance of the second region; one or more of the first wire region, the second wire region, and the light-emitting region are arranged between adjacent second regions; the at least one second region comprises a plurality of second regions, the plurality of second regions and the plurality of first wire regions are arranged alternately in the second direction, the plurality of second regions and the plurality of second wire regions are arranged alternately in the first direction; the at least one second region is a non-light-emitting region”. Regarding claim 4: the cited prior art of record, either singly or in proper combination, does not teach or make obvious, along with the other claimed features, a display panel, wherein the display panel comprises: the plurality of wires comprise at least one first power signal line, the first wire region comprises the first power signal line, and the second wire region comprises the first power signal line, the first power signal line in the first wire region is electrically connected to the first power signal line in the second wire region; and the first wire region comprises the second power signal line, and the second wire region comprises the second power signal line, the second power signal line in the first wire region is electrically connected to the second power signal line in the second wire region. Claim 16 depends from claim 4, and therefore, is allowable for the same reason as claim 4. Regarding claim 5: the cited prior art of record, either singly or in proper combination, does not teach or make obvious, along with the other claimed features, a display panel, wherein the display panel comprises: “adjacent drive circuit regions along a first direction are connected to each other through the wires located in the first wire region, and adjacent drive circuit regions along a second direction are connected to each other through the wires located in the second wire region, the first direction intersects the second direction; and the repeating units are in one-to-one correspondence to the drive circuit regions”. Claims 6-15 depend from claim 5, and therefore, are allowable for the same reason as claim 5. Claims 17-19 are allowable. The following is an examiner’s statement of reasons for allowance: Regarding claim 17: the most relevant prior art references (e.g., Fig. 3 of US 20040041753 A1 to Nakanishi) substantially teach the display panel, wherein the display panel comprises a first display region, the first display region comprises a first region, and the display panel comprises: a substrate and a plurality of wires located on the substrate; wherein the first region comprises at least one wire region, the at least one wire region comprises at least part of the substrate and at least two of the plurality of wires located on the substrate, the at least two of the plurality of wires in the at least one wire region are stacked and insulated along a direction perpendicular to the substrate; the plurality of wires comprises a first power signal line and at least one of a data line, a scan signal line, a reset signal line, a light-emitting signal line, and a second power signal line. However, none of the prior art references either singly or in proper combination discloses or fairly suggests, along with the other claimed feature, a display panel, wherein the display panel comprises a first display region, the first display region comprises a first region, and the display panel comprises: an isolation structure, wherein at least part of the isolation structure is reused as the first power signal line; in the at least one wire region, the at least part of the isolation structure reused as the first power signal line and the at least one of the data line, the scan signal line, the reset signal line, the light-emitting signal line, and the second power signal line are stacked and insulated along the direction perpendicular to the substrate”. Claims 18-19 depend from claim 17, and therefore, are allowable for the same reason as claim 17. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to HERVE-LOUIS Y ASSOUMAN whose telephone number is (571)272-2606. The examiner can normally be reached M-F: 08:30 AM-5:30 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, DAVIENNE MONBLEAU can be reached at 571-272-1945. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /HERVE-LOUIS Y ASSOUMAN/ Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

Sep 12, 2024
Application Filed
Sep 16, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751267
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THEREOF
3y 2m to grant Granted Sep 29, 2026
Patent 12751268
DEVICE HAVING CFET WITH POWER GRID RAILS IN SECOND METALLIZATION LAYER AND METHOD OF MANUFACTURING SAME
3y 0m to grant Granted Sep 29, 2026
Patent 12745500
DISPLAY DEVICE AND TILED DISPLAY DEVICE INCLUDING A PLURALITY OF DISPLAY DEVICES
2y 11m to grant Granted Sep 22, 2026
Patent 12733320
DISPLAY DEVICE COMPRISING SEMICONDUCTOR LIGHT-EMITTING DIODE
2y 9m to grant Granted Sep 08, 2026
Patent 12727253
THREE-DIMENSIONAL INTEGRATED CIRCUIT STRUCTURES AND METHOD OF FORMING THE SAME
3y 1m to grant Granted Sep 01, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
96%
With Interview (+4.1%)
2y 1m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 686 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month