Prosecution Insights
Last updated: October 01, 2026
Application No. 18/888,980

DISPLAY APPARATUS

Non-Final OA §102§103§112
Filed
Sep 18, 2024
Priority
Nov 22, 2023 — RE 10-2023-0163684
Examiner
SALERNO, SARAH KATE
Art Unit
Tech Center
Assignee
LG Display Co., Ltd.
OA Round
1 (Non-Final)
74%
Grant Probability
Favorable
1-2
OA Rounds
11m
Est. Remaining
89%
With Interview

Examiner Intelligence

Grants 74% — above average
74%
Career Allowance Rate
657 granted / 893 resolved
+13.6% vs TC avg
Moderate +15% lift
Without
With
+15.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
34 currently pending
Career history
914
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
57.4%
+17.4% vs TC avg
§102
34.0%
-6.0% vs TC avg
§112
7.2%
-32.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 893 resolved cases

Office Action

§102 §103 §112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claim 13 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. The bank (520) is not between the transistor and the light emitting diode layer but adjacent the light emitting diode layer. The claim will be interpreted in light of Fig. 7 of the instant application. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-6, and 8-16 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Lee et al. (CN115036345/ US PGPub 2022/0285463). Claim 1: Lee teaches (Fig. 6) a display apparatus, comprising: a substrate (100) including a first non-bending area (left of BA), a second non-bending area (right of BA), and a bending area (BA) disposed between the first non-bending area and the second non-bending area; a transistor (TFT) and a light emitting diode layer (OLED) disposed in the first non-bending area on the substrate; a cover layer (520) disposed in the first non-bending area, the second non-bending area, and the bending area on the substrate; and a partition (CD) disposed in the second non-bending area on the substrate. Claim 2: Lee teaches (Fig. 6) the partition includes a first partition (CD1) and a second partition (CD2) spaced from the first partition. Claim 3: Lee teaches (Fig. 6) the cover layer (520) is disposed in a partial area of the second non-bending area close to the bending area, and is not disposed in other areas of the second non-bending area excluding the partial area. Claim 4: Lee teaches (Fig. 6) the cover layer (520) is continuously disposed in the first non-bending area, the second non-bending area, and the bending area. Claim 5: Lee teaches (Fig. 6, 7b) the cover layer (520) is in contact with one surface of the partition. The claim does not require the contact to only be with one surface. Claim 6: Lee teaches (Fig. 6) a touch unit (TU) disposed on the light emitting diode layer; and a protection layer (510) disposed on the touch unit, wherein the cover layer (520) is disposed on the protection layer. Claim 8: Lee teaches (Fig. 6) a second protection layer disposed between the transistor and the light emitting diode layer, wherein the second protection layer includes a first sub protection layer (117) and a second sub protection layer (118), and wherein a connection line (120) connecting to the touch line is disposed between the first sub protection layer and the second sub protection layer. Claim 9: Lee teaches (Fig. 7b-d) an end of the cover layer in the second non-bending area is disposed between the protection layer and the partition. Claim 10: Lee teaches (Fig. 6) the partition is configured on a same layer as the protection layer. Claim 11: Lee teaches (Fig. 6) a dam (PW1,PW2) disposed on the first non-bending area. Claim 12: Lee teaches (Fig. 6) the partition is spaced apart from the dam by the bending area. Claim 13: Lee teaches (Fig. 6) a second protection layer (118) and a bank (119) disposed between the transistor and the light emitting diode layer; and a spacer (121) disposed on the bank. Claim 14: Lee teaches (Fig. 6) the dam is configured with a same material as at least one or more of materials which configure the spacer, the bank, and the protection layer. Claim 15: Lee teaches (Fig. the cover layer (OU) is in contact with the second protection layer (118) in the bending area (BA). Claim 16: Lee teaches (Fig. 6) (See claim 1) display apparatus, comprising: a substrate (100) including a first non-bending area, a second non-bending area, and a bending area (BA) disposed between the first non-bending area and the second non-bending area; a light emitting element layer (220) disposed in the first non-bending area on the substrate; a cover layer (520) disposed in the first non-bending area, the bending area on the substrate, and a partial area of the second non-bending area, the cover layer being disposed on the light emitting element layer; and a partition (CD) disposed in the second non-bending area on the substrate. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 7 is rejected under 35 U.S.C. 103 as being unpatentable over Lee et al. (CN115036345/ US PGPub 2022/0285463) as applied to claim 6 above, and further in view of Lee (US PGPub 2022/0344441). Regarding claim 7, as described above, Lee (463) substantially reads on the invention as claimed, except Lee (463) does not teach the touch unit includes a touch line, and the cover layer is in contact with the touch line in the second non-bending area. Lee (441) teaches the touch unit includes a touch line (MP1/MP2), and the cover layer (520) is in contact with the touch line in the second non-bending area [0203] (Fig. 6, , 117). MP2 extend out of the bending region (BA) and back into the NPS to the right of BA in figure 6 to control the neutral plane of the connection wire [0199]. Therefore, it would have been obvious to one of ordinary skill in the art, before the effective filing date of the claimed invention, to have modified the device to have the touch unit includes a touch line, and the cover layer is in contact with the touch line in the second non-bending area to meet device specification requirements as taught by Lee (441). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SARAH KATE SALERNO whose telephone number is (571)270-1266. The examiner can normally be reached M-F 6:30am-2:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Wael Fahmy can be reached at 5712721705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SARAH K SALERNO/Primary Examiner, Art Unit 2814
Read full office action

Prosecution Timeline

Sep 18, 2024
Application Filed
Sep 24, 2026
Non-Final Rejection mailed — §102, §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12749798
WIRELESS INTERCONNECTS IN INTEGRATED CIRCUIT PACKAGE SUBSTRATES WITH GLASS CORES
3y 3m to grant Granted Sep 29, 2026
Patent 12751011
THREE-DIMENSIONAL MEMORY DEVICE CONTAINING COMPOSITE DIELECTRIC ISOLATION STRUCTURE IN A STAIRCASE REGION AND METHODS OF FORMING THE SAME
3y 2m to grant Granted Sep 29, 2026
Patent 12751012
MEMORY DEVICES AND RELATED ELECTRONIC SYSTEMS
2y 10m to grant Granted Sep 29, 2026
Patent 12742240
SEMICONDUCTOR MANUFACTURING APPARATUS, GAS SUPPLYING METHOD USING THE SAME, AND SEMICONDUCTOR MANUFACTURING METHOD USING THE SAME
3y 1m to grant Granted Sep 22, 2026
Patent 12736497
BIOCHIP AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Sep 15, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
74%
Grant Probability
89%
With Interview (+15.0%)
2y 11m (~11m remaining)
Median Time to Grant
Low
PTA Risk
Based on 893 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month