Prosecution Insights
Last updated: October 23, 2026
Application No. 18/900,616

SEMICONDUCTOR DEVICE

Non-Final OA §102
Filed
Sep 27, 2024
Priority
Mar 30, 2022 — JP 2022-055514 +1 more
Examiner
GHYKA, ALEXANDER G
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Rohm Co., Ltd.
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
3m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
1113 granted / 1325 resolved
+16.0% vs TC avg
Moderate +14% lift
Without
With
+13.6%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
38 currently pending
Career history
1351
Total Applications
across all art units

Statute-Specific Performance

§101
1.6%
-38.4% vs TC avg
§103
56.3%
+16.3% vs TC avg
§102
15.6%
-24.4% vs TC avg
§112
12.8%
-27.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1325 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-2, 5-7 and 10-12 are rejected under pre-AIA 35 U.S.C. 102(g) as being anticipated by Kubo (US 8, 963, 199) . With respect to Claim 1, Kubo discloses a semiconductor device (Figure 4) comprising: a chip (Figure 4, SUB) having a principal surface; a trench insulating structure (Figure 4, BRU) formed in the principal surface of the chip; a first conductivity type body region (Figure 4, P-type well PW) formed in a surface layer portion of the principal surface such that the body region is in contact with the trench insulating structure; a second conductivity type source region (Figure 4, N-type source region NS) formed in a surface layer portion of the body region while being separated from the trench insulating structure (Figure 4, BRU); a first conductivity type butting region (Figure 4, P+ type impurity region BCR) formed in a region between the trench insulating structure (Figure 4, BRU) and the source region (Figure 4, N-type source region NS) in the surface layer portion of the body region; and a planar gate structure (Figure 4, G) that passes through a side of the butting region, covers the body region and the trench insulating structure, and is capable of controlling reversal and non-reversal of a channel in the body region. See Figure 4 and corresponding text, especially column 8, line 45 to column 10, line 65. With respect to Claim 2, Kubo discloses wherein the butting region (Figure 4, P+ type impurity region BCR) has an impurity concentration higher than the body region (Figure 4, P-type well PW) . See column 8, line 60 to column 9, line 15. With respect to Claim 5, Kubo discloses at least one first conductivity type inside butting region formed in the surface layer portion of the body region while being separated from the trench insulating structure. See Figures 2 and 4 of Kubo, where an arrangement in which the N-type source region NS and the P+ type impurity region are alternatively disposed. With respect to Claim 6, Kubo discloses wherein a planar area of the inside butting region is larger than a planar area of the butting region. See Figures 2 and 4 of Kubo, where an arrangement in which the N-type source region NS and the P+ type impurity region are alternatively disposed. With respect to Claim 7, Kubo discloses the trench insulating structure (Figure 4, BRU) includes a trench formed in the principal surface, and an insulating body embedded in the principal surface such that the insulating body exposes an opening end of the trench, and the planar gate structure (Figure 4, G) includes a gate insulating film (Figure 4, GZ) that covers the body region and the opening end, and a gate electrode that opposes the body region and the opening end across the gate insulating film. See Figure 4 of Kubo, where gate (G) is formed on a portion of P-type well PW, with gate insulating film (GZ) interposed between. With respect to Claim 10, Kubo discloses a second conductivity type drain region (Figure 4, ND) formed in the surface layer portion of the principal surface while being separated from the body region. With respect to Claim 11, Kubo discloses further comprising: a second conductivity type drift (NW) region formed in a region different from the body region in the surface layer portion of the principal surface, wherein the drain region (ND) is formed in a surface layer portion of the drift region. The N-type well NW of Kubo corresponds to the claimed drift region. With respect to Claim 12, Kubo discloses wherein the drain region has an impurity concentration higher than the drift region. See column 8, lines 50-65 of Kubo, NW and ND concentrations. Allowable Subject Matter Claims 3-4 and 8-9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Any inquiry concerning this communication or earlier communications from the examiner should be directed to ALEXANDER G GHYKA whose telephone number is (571)272-1669. The examiner can normally be reached Monday-Friday 9-6. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Christine Kim can be reached at 571 272-8458. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. AGG September 24, 2026 /ALEXANDER G GHYKA/Primary Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

Sep 27, 2024
Application Filed
Sep 29, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772804
TEST LINE STRUCTURE FOR INTEGRATED CHIP COMPRISING OPTICAL DEVICES
3y 5m to grant Granted Oct 20, 2026
Patent 12772544
SEMICONDUCTOR STRUCTURE INCLUDING VERTICAL DIODE DEVICE AND METHOD OF MANUFACTURING THE SAME
3y 5m to grant Granted Oct 20, 2026
Patent 12772612
LIGHT-EMITTING DEVICE
2y 9m to grant Granted Oct 20, 2026
Patent 12765282
Semiconductor Processing Using a Two-Dimensional Polymer
3y 5m to grant Granted Oct 13, 2026
Patent 12753498
METHODS OF GROWING METAL-CONTAINING FILMS
3y 5m to grant Granted Oct 06, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
98%
With Interview (+13.6%)
2y 3m (~3m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1325 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month