Prosecution Insights
Last updated: October 25, 2026
Application No. 18/903,368

METHOD OF MANUFACTURING A BIPOLAR TRANSISTOR

Non-Final OA §112
Filed
Oct 01, 2024
Priority
Oct 02, 2023 — FR 2310501 +1 more
Examiner
OJEH, NDUKA E
Art Unit
2892
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
STMicroelectronics N.V.
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
735 granted / 818 resolved
+21.9% vs TC avg
Minimal -2% lift
Without
With
+-2.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
26 currently pending
Career history
837
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
53.7%
+13.7% vs TC avg
§102
28.7%
-11.3% vs TC avg
§112
12.2%
-27.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 818 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on 10/1/2024 was filed. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Specification The abstract and title are consistent with the requirements set forth in the MPEP 608.01(b) and 606, respectively. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-9 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1 recites the limitation "the material of the base" in Iines 2-3 and “the collector” in line 8. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a material of a base and a collector in the claim. For examination purposes and for proper antecedence, the limitations are being interpreted as "a material of a base" and “a collector,” respectively. Appropriate correction is required. Claim 3 recites the limitation "the bottom of the first cavity" in Iines 1-2. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a bottom of the first cavity in claim 3 or claim 1 of which claim 3 is dependent on. For examination purposes and for proper antecedence, "the bottom of the first cavity" is being interpreted as "a bottom of the first cavity.” Appropriate correction is required. Claim 4 recites the limitation "the fourth layer" in Iine 3. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a fourth layer in claim 4 or claim 1 of which claim 4 is dependent on. For examination purposes and for proper antecedence, "the fourth layer" is being interpreted as "the fourth insulating layer." Appropriate correction is required. Claim 5 recites the limitation "the fourth layer" in Iine 1. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a fourth layer in claim 5 or claim 1 of which claim 5 is dependent on. For examination purposes and for proper antecedence, "the fourth layer" is being interpreted as "the fourth insulating layer." Appropriate correction is required. Claim 6 recites the limitation "the material of the emitter" in Iine 2. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a material of an emitter in claim 6 or claim 1 of which claim 6 is dependent on. For examination purposes and for proper antecedence, "the material of the emitter" is being interpreted as "a material of an emitter." Appropriate correction is required. Claim 7 recites the limitation "the fourth layer and fills the opening in the fourth layer" in Iines 1-2. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a fourth layer in claim 7 or claims 1, 4 and 6 of which claim 7 is dependent on. For examination purposes and for proper antecedence, "the fourth layer and fills the opening in the fourth layer" is being interpreted as "the fourth insulating layer and fills the opening in the fourth insulating layer." Appropriate correction is required. Claim 8 recites the limitation "the thickness of the fifth layer is substantially equal to ten times the thickness of the fourth layer" in Iines 1-2. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a thickness and a fourth layer in claim 8 or claims 1, 4 and 6 of which claim 8 is dependent on. For examination purposes and for proper antecedence, "the thickness of the fifth layer is substantially equal to ten times the thickness of the fourth layer" is being interpreted as "a thickness of the fifth layer is substantially equal to ten times a thickness of the fourth insulating layer." Appropriate correction is required. Claim 9 recites the limitation "the fourth, fifth, and sixth layers" in Iines 1-2. There is insufficient antecedent basis for these limitations in the claim because there is no previous mention of a fourth layer and a sixth layer in claim 9 or claims 1, 4 and 6 of which claim 9 is dependent on. For examination purposes and for proper antecedence, "the fourth, fifth, and sixth layers" is being interpreted as "the fourth insulating layer, the fifth layer, and the sixth insulating layers." Appropriate correction is required. Claims 2-9 are also rejected under 35 U.S.C. 112(b) as being indefinite for further limiting and depending on indefinite claim 1. Allowable Subject Matter Regarding claim 1, Chantre et al. US PGPub. 2013/0270649 teaches a bipolar transistor (fig. 18) manufacturing method (fig. 2-18), comprising: a) forming, on a substrate (42, fig. 2) [0045], a first stack of layers comprising a first layer (50, fig. 6) [0048] made of the material of the base [0048] of the bipolar transistor between a second insulating layer (44, fig. 6) [0045] and a third insulating layer (52, fig. 6) [0049], wherein the third insulating layer (52) is a single layer; b) forming a first cavity (60, fig. 7) [0050] crossing the first stack; and c) forming a second portion of the base (70, fig. 11) [0060] of the bipolar transistor in the first cavity (60) (Chantre et al., fig., 2-18). But Chantre fails to teach wherein forming a first cavity (60) crossing the first stack in such a way as to reach the substrate (42), wherein forming the first cavity comprises etching of no layer covering the first layer (50) other than the third insulating layer (52); and c) forming a first portion of the collector of the bipolar transistor and a second portion of the base (70) of the bipolar transistor in the first cavity (60). Claims 1-9 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action. The following is a statement of reasons for the indication of allowable subject matter: the prior arts of record taken alone or in combination neither anticipates nor renders obvious a bipolar transistor manufacturing method comprising “forming, on a substrate, a first stack of layers comprising a first layer made of a material of a base of the bipolar transistor between a second insulating layer and a third insulating layer, wherein the third insulating layer is a single layer” in combination with “forming a first cavity crossing the first stack in such a way as to reach the substrate, wherein forming the first cavity comprises etching of no layer covering the first layer other than the third insulating layer” as recited in claim 1 Claims 2-9 are also objected to as allowable for further limiting and depending upon allowable claim 1. Claims 10-13 are allowed. The following is an examiner’s statement of reasons for allowance: the prior arts of record taken alone or in combination neither anticipates nor renders obvious a bipolar transistor manufacturing method comprising "forming a second layer made of a polysilicon material on the first layer; forming a third layer made of an insulating material on the second layer; wherein the third layer is a single layer; forming a first cavity crossing the first, second and third layers to reach the substrate by etching of no layer covering the second layer other than the third layer” as recited in claim 10. Claims 11-13 are also allowed for further limiting and depending upon allowed claim 10. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Gauthier et al. US PGPub. 2020/0111890 and Chevalier et al., US PGPub. 2019/0140072 both teach bipolar transistor manufacturing methods but the methods including etching more layers covering the first layer wherein the first layer is the material of the base of the bipolar transistor. Any inquiry concerning this communication or earlier communications from the examiner should be directed to NDUKA E OJEH whose telephone number is (571)270-0291. The examiner can normally be reached M-F; 9am - 5pm.. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, DREW N RICHARDS can be reached at (571) 272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /NDUKA E OJEH/Primary Examiner, Art Unit 2892
Read full office action

Prosecution Timeline

Oct 01, 2024
Application Filed
Oct 02, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772605
METHOD OF MANUFACTURING AN ELECTRONIC DEVICE
2y 10m to grant Granted Oct 20, 2026
Patent 12765211
DEVICE INCLUDING A LOW-INDEX COATING AND A RADIATION-MODIFYING LAYER
3y 6m to grant Granted Oct 13, 2026
Patent 12765393
MANUFACTURING METHOD OF HEAT DISSIPATION LAYER AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
2y 9m to grant Granted Oct 13, 2026
Patent 12765221
SEMICONDUCTOR DEVICE FOR VIDEO TRANSMISSION DISPLAY
2y 8m to grant Granted Oct 13, 2026
Patent 12765382
SEMICONDUCTOR DEVICE AND METHODS OF FORMATION
2y 8m to grant Granted Oct 13, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
88%
With Interview (-2.3%)
2y 2m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 818 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month