Prosecution Insights
Last updated: July 17, 2026
Application No. 18/953,318

LOW-POWER STATIC RANDOM ACCESS MEMORY

Non-Final OA §102
Filed
Nov 20, 2024
Priority
Jun 22, 2021 — provisional 63/213,393 +3 more
Examiner
CHO, SUNG IL
Art Unit
Tech Center
Assignee
UNTETHER AI CORPORATION
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
4m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allowance Rate
541 granted / 592 resolved
+31.4% vs TC avg
Moderate +8% lift
Without
With
+8.3%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
31 currently pending
Career history
619
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
65.0%
+25.0% vs TC avg
§102
26.8%
-13.2% vs TC avg
§112
2.9%
-37.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 592 resolved cases

Office Action

§102
DETAILED ACTION This action is responsive to the following communications: the Application filed November 20, 2024, and the information disclosure statement (IDS) filed November 26, 2024 and March 25, 2025. This application is a CON of 18/235,935. Claims 1-17 are pending. Claims 1-16 have been cancelled. Claim 17 is independent. Notice of Pre-AIA or AIA Status The present application is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on November 26, 2024 and March 25, 2025 are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of AIA 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. Claim 17 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by Tachimori (US 2003/0052661). Regarding independent claim 17, the 4-transistor-based half power supply voltage generator circuit is one of the industrial standard architecture that has been widely reviewed and transformed into semiconductor IC. For support, see for example, Tachimori discloses a circuit (see FIG. 24) for generating a half Vdd voltage from a main on-chip supply voltage Vdd/Vss consisting of series connected transistors M1 and M2 in parallel with series connected transistors M3 and M4, connected between Vdd and Vss, with the half Vdd voltage output from a node connecting transistors M1, M2, M3 and M4, wherein transistors M1 and M3 function as a self-biased inverter and transistors M2 and M4 function as current sensing transistors (FIG. 24 and accompanying disclosure). Apparatus claim 17 is rejected under 35 U.S.C 102(a)(1) as being clearly anticipated by Tachimori, figure 24, which is identical to instance applicant’s apparatus figure 9a. The MPEP explains that examiners are to presume claimed functions are inherent when the prior art apparatus is substantially identical to the claimed apparatus. MPEP 2112.01(I) (Product and Apparatus Claims – When the Structure Recited in the Reference is Substantially Identically to that of the Claims, Claimed Properties or Functions Are Presumed to be Inherent). Because Tachimori’s apparatus is substantially identical to applicant’s claimed device, the claimed functions are presumed inherent. MPEP 2112.01(I). This presumption is rebuttable by applicant either (1) showing the prior art device and claimed device are not the same or (2) proving prior art device does not possess the claimed functions. In re Ludtke, 441 F.2d 660, 664 (CCPA 1971); MPEP 2112.01(I) (quoting In re Spada, 911 F.2d 705, 709 for “When the PTO shows a sound basis for believing that the products of the application and the prior art are the same, the applicant has the burden of showing that they are not.”). Applicant is reminded that argument of counsel is not evidence. MPEP 2145(I). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SUNG IL CHO whose telephone number is (571)270-0137. The examiner can normally be reached M-Th, 7:30AM-5PM; Every other F, 7:30AM-4PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Alexander G Sofocleous can be reached on 571-272-0635. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SUNG IL CHO/Primary Examiner, Art Unit 2825
Read full office action

Prosecution Timeline

Nov 20, 2024
Application Filed
Jun 04, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12682947
MEMORY ARRAY AND MEMORY CELL
2y 3m to grant Granted Jul 14, 2026
Patent 12670950
BIT CELL BASED WRITE SELF-TIME DELAY PATH
2y 3m to grant Granted Jun 30, 2026
Patent 12660145
STACKED INTEGRATED CIRCUIT STRUCTURE AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Jun 16, 2026
Patent 12658248
EMBEDDED MEMORY DEVICE AND OPERATING METHOD THEREOF
2y 6m to grant Granted Jun 16, 2026
Patent 12651618
SEMICONDUCTOR INTEGRATED CIRCUIT, RECEIVING DEVICE, AND MEMORY SYSTEM
2y 11m to grant Granted Jun 09, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
99%
With Interview (+8.3%)
2y 0m (~4m remaining)
Median Time to Grant
Low
PTA Risk
Based on 592 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month