Prosecution Insights
Last updated: May 29, 2026
Application No. 18/968,522

SENSE AMPLIFIER FOR COUPLING EFFECT REDUCTION

Non-Final OA §112
Filed
Dec 04, 2024
Priority
Aug 20, 2021 — continuation of 11/601,117 +2 more
Examiner
O NEILL, PATRICK
Art Unit
2842
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company Ltd.
OA Round
1 (Non-Final)
83%
Grant Probability
Favorable
1-2
OA Rounds
6m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allowance Rate
472 granted / 568 resolved
+15.1% vs TC avg
Strong +18% interview lift
Without
With
+17.7%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
8 currently pending
Career history
574
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
40.7%
+0.7% vs TC avg
§102
30.4%
-9.6% vs TC avg
§112
16.6%
-23.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 568 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 2-12 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. a) regarding claim 2: It is unclear and therefore indefinite if “the first input” in line 15 is referring back to “a first input transistor” in line 2 or “a first input gate” in line 2. Claim 2 recites the limitation "the fourth drain/source path" in line 16. There is insufficient antecedent basis for this limitation in the claim. b) regarding claims 3-12: The claims are rejected base on their dependency from claim 2. Allowable Subject Matter Claims 13-21 are allowed. The following is a statement of reasons for the indication of allowable subject matter: The prior art of record fails to disclose or make obvious a device, comprising: a first polycrystalline silicon on oxide diffusion edge gate to metal over diffusion capacitor including: a polycrystalline silicon on oxide diffusion edge connected to a first metal layer line; and a first metal over diffusion layer connected to a second metal layer line, wherein the first metal layer line is connected to one of the first input and the fourth drain/source path and the second metal layer line is connected to the other one of the first input and the fourth drain/source path; and a first metal over diffusion to metal over diffusion capacitor including: a second metal over diffusion layer connected to the first metal layer line; and a third metal over diffusion layer connected to the second metal layer line, along with all the other limitations as required by claim 13. The prior art of record fails to disclose or make obvious a method of operating a sense amplifier, comprising: providing a first positive feedback voltage from the second drain/source to the first gate through: a first polycrystalline silicon on oxide diffusion edge gate to metal over diffusion capacitor including: a first polycrystalline silicon on oxide diffusion edge connected to a first metal layer line; and a first metal over diffusion layer connected to a second metal layer line, wherein the first metal layer line is connected to one of the first input and the second drain/source path and the second metal layer line is connected to the other one of the first input and the second drain/source path; and a second polycrystalline silicon on oxide diffusion edge gate to metal over diffusion capacitor including: a second polycrystalline silicon on oxide diffusion edge connected to the first metal layer line; and a second metal over diffusion layer connected to the second metal layer line, along with all the other limitations as required by claim 18. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patrick O'Neill whose telephone number is (571)270-1677. The examiner can normally be reached Monday- Friday 9AM-5PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at (571)270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PATRICK O NEILL/ Primary Examiner, Art Unit 2842
Read full office action

Prosecution Timeline

Dec 04, 2024
Application Filed
Mar 25, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12640739
LEVEL SHIFTER ENABLE
1y 10m to grant Granted May 26, 2026
Patent 12609707
PHASE-LOCKED LOOPS (PLL) INCLUDING DIGITALLY CONTROLLED OSCILLATOR (DCO) GAIN CALIBRATION CIRCUITS AND RELATED METHODS
3y 2m to grant Granted Apr 21, 2026
Patent 12590848
TEMPERATURE SENSOR AND ELECTRONIC SYSTEM FOR EXECUTING TRIMMING OPERATIONS
2y 9m to grant Granted Mar 31, 2026
Patent 12587196
THIN OXIDE LOW VOLTAGE TO HIGH VOLTAGE LEVEL SHIFTERS
2y 7m to grant Granted Mar 24, 2026
Patent 12587038
POWER TRANSMITTING APPARATUS, POWER RECEIVING APPARATUS, CONTROL METHOD THEREFOR, AND STORAGE MEDIUM
2y 2m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
83%
Grant Probability
99%
With Interview (+17.7%)
2y 0m (~6m remaining)
Median Time to Grant
Low
PTA Risk
Based on 568 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month