Prosecution Insights
Last updated: July 17, 2026
Application No. 18/983,631

CHIP TRACKING SYSTEM

Non-Final OA §DP
Filed
Dec 17, 2024
Priority
Sep 02, 2021 — provisional 63/240,171 +1 more
Examiner
YOO, JASSON H
Art Unit
Tech Center
Assignee
LNW Gaming Inc.
OA Round
1 (Non-Final)
62%
Grant Probability
Moderate
1-2
OA Rounds
1y 8m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 62% of resolved cases
62%
Career Allowance Rate
458 granted / 737 resolved
+2.1% vs TC avg
Strong +33% interview lift
Without
With
+33.3%
Interview Lift
resolved cases with interview
Typical timeline
3y 3m
Avg Prosecution
22 currently pending
Career history
772
Total Applications
across all art units

Statute-Specific Performance

§101
10.6%
-29.4% vs TC avg
§103
59.3%
+19.3% vs TC avg
§102
4.6%
-35.4% vs TC avg
§112
15.0%
-25.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 737 resolved cases

Office Action

§DP
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-2, 4-5, 10, 13, 18 are rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1, 12, 20 of U.S. Patent No. 12,169,999. Although the claims at issue are not identical, they are not patentably distinct from each other. Regarding pending claim 1, Claim 1 of US 12,169,999 discloses the claimed invention but fails to explicitly teach slots for placement of physical gaming chips, a processor and a first segmented portion and a second portion. However, Claim 1 of US 12,169,999 discloses adjacent columns as slots for placement of physical gaming chips, a tracking control for a processor and an upper and lower portion as the first segmented portion and second portions. Claim 1 of US 12,169,999 also discloses additional limitations of the columns and aligned substantially parallel to a vertical height of the columns. Claim 1 of US 12,169,999 discloses the limitations of pending claim 1 and therefore anticipates pending claim 1. Claim 1 of US 12,169,999 of discloses the limitations of pending claims 2, 4 and 5 and therefore anticipates pending claims 2, 4 and 5. Similarly Claim 12 of US 12,169,999 anticipates pending claim 10. Claim 120 of US 12,169,999 anticipates pending claim 18. Pertinent Prior Art The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The closest prior art Bulzacki (US 2023/0032920) discloses an apparatus (Figs. 26a, 26c, 32B) comprising: a chip tray comprising slots for placement of physical gaming chips (2602, 3204 in Figs. 26A, 26C, 32B); image sensors (2606 in Figs. 26a, 26C) positioned relative to at least one of the slots (For example, First camera 2606a in Figs. 26A is at least between first, second and third chip columns); and one or more electronic processors configured to execute instructions, which when executed cause the apparatus to perform operations to (102 on Fig 1a; paragraphs 285, 289, 314, 339, 350, 389, 421): capture, via the image sensors, image data of a chip stack in the at least one of the slots (paragraphs 536, 541-551); detect, via a machine learning model, a value of each gaming chip in the chip stack in response analysis of chip-edge features of each gaming chip in the chip stack (applies machine learning to recognize and identify chips; paragraphs 278, 282-283); and electronically present information (paragraphs 273, 304-307, 332-333, 350, 415, 621-631) associated with detection of the value of each gaming chip in the chip stack (paragraphs 270, 295, 326, 326, 329, 350, 564, 567). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jasson H Yoo whose telephone number is (571)272-5563. The examiner can normally be reached M-F 9am-5pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Peter Vasat can be reached at 571 270-7625. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JASSON H YOO/Primary Examiner, Art Unit 3715
Read full office action

Prosecution Timeline

Dec 17, 2024
Application Filed
Jun 26, 2026
Non-Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12676050
SYSTEMS AND METHODS FOR VOLUNTARILY PROVIDING BIOMETRIC DATA FOR ANONYMOUS PLAYER TRACKING
3y 1m to grant Granted Jul 07, 2026
Patent 12657990
METHOD FOR REVEALING DICE RESULTS
2y 5m to grant Granted Jun 16, 2026
Patent 12626563
CENTRAL DETERMINATION GAMING SYSTEM WITH LIMITED TERM PERSISTENT ELEMENTS
3y 9m to grant Granted May 12, 2026
Patent 12608997
CASINO SECURITY SYSTEM AND METHOD FOR MONITORING WAGERING GAMES
4y 0m to grant Granted Apr 21, 2026
Patent 12594498
RECORDING MEDIUM, CONTROL METHOD FOR SERVER APPARATUS, AND CONTROL METHOD FOR TERMINAL APPARATUS
3y 6m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
62%
Grant Probability
95%
With Interview (+33.3%)
3y 3m (~1y 8m remaining)
Median Time to Grant
Low
PTA Risk
Based on 737 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month