Prosecution Insights
Last updated: July 17, 2026
Application No. 18/984,708

SEMICONDUCTOR DEVICE CAPABLE OF SIMULTANEOUSLY CHANGING POLARITY AND MAGNITUDE OF ANOMALOUS HALL EFFECT SIGNAL ACCORDING TO INPUT CURRENT, OPERATING METHOD THEREOF, AND SYSTEM

Non-Final OA §102
Filed
Dec 17, 2024
Priority
May 30, 2024 — RE 10-2024-0070873 +1 more
Examiner
NGUYEN, VIET Q
Art Unit
Tech Center
Assignee
Uif (university Industry Foundation), Yonsei University
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
1194 granted / 1256 resolved
+35.1% vs TC avg
Minimal +4% lift
Without
With
+3.5%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
26 currently pending
Career history
1272
Total Applications
across all art units

Statute-Specific Performance

§101
2.0%
-38.0% vs TC avg
§103
31.7%
-8.3% vs TC avg
§102
37.1%
-2.9% vs TC avg
§112
16.2%
-23.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1256 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . 1. Claims 1-14 are present for examination. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. 2. Claims 1, 4-6, 8-10 & 12-14 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Mihajlovic et al (US 9,293,160). Claims 1, 8 & 12-13, Mihajlovic (see Fig. 2) clearly shows a semiconductor device comprising stacked layer 212 having a free magnetization layer (217) including a ferromagnetic layer 217 with a nonmagnetic metal layer (219) above it, and including two opposite/current electrodes (couped to two shield layers 202 & 232), and the current electrodes also receiving an input current for passing it through the stacked 212, and the Hall-voltage electrodes (229 & 205) for outputting a Hall voltage produced by the input current, wherein the Hall voltage is generated by an anomalous Hall effect (AHE) occurring in the ferromagnetic layer of the free magnetization layer due to the input current flowing in the nonmagnetic metal layer, wherein the Hall voltage has one of a local minimum value and a local maximum value when a value of the input current sequentially changes from a first value to a second value, and wherein one of the first value and the second value is greater than the other one of the first value and the second value. For example, col. 6 (lines 43-54) stated that “.. the Hall voltage is at maximum level when magnetization of the free layer 217 is fully aligned as parallel with the external/magnetic field, and it is at minimum level when magnetization of free layer 217 is anti-parallel with external filed…” In other words, the Hall voltage can be considered at a first/local maximum value or at a second/local minimum value when the input current also changes from a first current value to a second current value, if any, and either one of these two value scan be either greater or smaller level than the other values as well-known to a skilled person in this art too. [AltContent: arrow] PNG media_image1.png 244 930 media_image1.png Greyscale [AltContent: arrow][AltContent: textbox (Input current to free layer 212)][AltContent: arrow][AltContent: textbox (Hall voltages V detected as output signals with 2 different values (maximum & minimum))][AltContent: arrow] PNG media_image2.png 502 496 media_image2.png Greyscale Claims 4-6 & 9-10, & 13-14. when the input current changes from a first value to a second value, for example, then the Hall voltage respectively would changes a from a positive value to a negative value, or vice versa, as the magnetic field of free layer 217 increases, depending on the current direction as well, see col. 6, lines 7-22 as below: PNG media_image3.png 330 934 media_image3.png Greyscale Allowable Subject Matter 3. The dependent claims 2-3, 7 & 11 are objected as being dependent upon their respective parent/rejected claims, but they tentatively add other/novel limitations to the recited structures above, which are neither clearly suggested by the prior arts cited herein nor seen elsewhere at this time. 4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VIET Q NGUYEN whose telephone number is (571)272-1788. The examiner can normally be reached M-F 7:30-3PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Amir Zarabian can be reached at 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VIET Q NGUYEN/Primary Examiner, Art Unit 2827
Read full office action

Prosecution Timeline

Dec 17, 2024
Application Filed
Jun 04, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685197
CHIP SELECT WIRING FOR A DUAL DEVICE PACKAGE
2y 7m to grant Granted Jul 14, 2026
Patent 12685124
MEMORY ARRAY CIRCUIT
2y 1m to grant Granted Jul 14, 2026
Patent 12682945
APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES
2y 0m to grant Granted Jul 14, 2026
Patent 12676186
MEMORY DEVICE
2y 8m to grant Granted Jul 07, 2026
Patent 12676181
MEMORY CIRCUITS, MEMORY STRUCTURES, AND METHODS FOR FABRICATING A MEMORY DEVICE
1y 11m to grant Granted Jul 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
99%
With Interview (+3.5%)
1y 8m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1256 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month