Prosecution Insights
Last updated: July 17, 2026
Application No. 19/017,200

CONTROLLER THAT RECEIVES A CYCLIC REDUNDANCY CHECK (CRC) CODE FOR BOTH READ AND WRITE DATA TRANSMITTED VIA BIDIRECTIONAL DATA LINK

Non-Final OA §112
Filed
Jan 10, 2025
Priority
Jan 11, 2006 — divisional of 7562285 +14 more
Examiner
CHASE, SHELLY A
Art Unit
2112
Tech Center
2100 — Computer Architecture & Software
Assignee
Rambus Inc.
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
7m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
719 granted / 759 resolved
+39.7% vs TC avg
Minimal +2% lift
Without
With
+2.5%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
19 currently pending
Career history
784
Total Applications
across all art units

Statute-Specific Performance

§101
11.8%
-28.2% vs TC avg
§103
53.5%
+13.5% vs TC avg
§102
10.5%
-29.5% vs TC avg
§112
10.1%
-29.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 759 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application is being examined under the pre-AIA first to invent provisions. Claims 1 to 21 are presented for examination. The preliminary amendment filed 417-2025 canceled claim 1 and added new claims 2 to 21. Information Disclosure Statement The references listed in the information disclosure statement submitted on 1-10-2025 have been considered by the examiner (see attached PTO-1449). Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 2 to 8 and 16 to 21 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 2 recites the phrase “a plurality of error-detection values” on line 6. It is vague and unclear since the claim refers to a first error-detection information, second error detection information and third error detection information. It is unclear how the phrase “plurality of error-detection values” relates to the (first, second and third) error detection information. Please consider revising. Independent claim 16 is similar to claim 2 and is also rejected for the same rationale applied to claim 2. Dependent claims 3 to 8 and 17 to 21 are also rejected due to their dependency on a rejected base claim. Allowable Subject Matter Claims 9 to 15 are allowed. Claims would be allowable once the 35 U.S.C. 112 (b) rejection is overcome. The following is a statement of reasons for the indication of allowable subject matter: the prior art made of record, teaches numerous methodologies for writing to a memory core and detecting errors using multiple error detection codes. Kanai et al. (USPAP 2007/0124557) discloses a method, an apparatus and a system for protecting memory, the apparatus comprising: a processor, a memory and a memory protecting apparatus coupled to each other. Kanai teaches that the memory protecting apparatus includes a parity generator that generates a parity for first data to be written to the memory and a parity adder that obtains a second data by adding the parity to the first data. Kanai teaches that an access-key register holds an access key unique to a source of request for writing data to the memory. Kanai teaches that a first operating unit that obtains a third data by calculating an XOR between the second data and the access key. Kanai teaches that the memory includes an error correction code and a second XOR circuit calculates an XOR data in the memory and the access key retained in the access-key register. Kanai teaches that the process of reading and writing the data to the memory includes writing the data D and parity added data D’. Kani teaches that a syndrome calculating circuit calculates the syndrome using the ECC when the value of the syndrome is zero, i.e. when no error is detected. Kanai teaches that when the value of syndrome is not zero, the number of bits indicative of one in the syndrome is odd, and the value of the syndrome is equal to any row in the parity check matrix, the error correcting circuit corrects the error and the corrected data is read. However, the prior art made of record, taken alone or in combination fails to teach or fairly suggest or render obvious the combination of elements with the novel element of the instant invention of: “a controller, comprising: error-detection circuitry coupled to receive first error-detection information from interface circuitry and receive second error-detection information from encoder circuitry, the first error-detection information received, from a memory device and via the interface circuitry, in association with first data; the encoder circuitry to receive the first data and generate the second error- detection information, the second error-detection information to be provided, by the encoder circuitry, to the error-detection circuitry to determine, based on a comparison of the first error-detection information and the second error-detection information.” Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nagai (USPAP 2005/0210361) teaches an encoding method and encoding apparatus. Any inquiry concerning this communication or earlier communications from the examiner should be directed to SHELLY A CHASE whose telephone number is (571)272-3816. The examiner can normally be reached Mon-Thu 8:00-5:30, 2nd Friday 8:00-4:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Albert Decady can be reached at 571-272 3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Shelly A Chase/ Primary Examiner, Art Unit 2112
Read full office action

Prosecution Timeline

Jan 10, 2025
Application Filed
Jun 12, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12659076
Methods for Rapid Fault Recovery of Corrupted 5G/6G Messages
1y 9m to grant Granted Jun 16, 2026
Patent 12647218
METHOD AND DEVICE FOR TRANSMITTING AND RECEIVING SIGNAL IN WIRELESS COMMUNICATION SYSTEM
2y 0m to grant Granted Jun 02, 2026
Patent 12647208
SYSTEMS AND METHODS OF LOW LATENCY DATA COMMUNICATION FOR PHYSICAL LINK LAYER RELIABILITY
1y 9m to grant Granted Jun 02, 2026
Patent 12647309
PROBABILISTIC CONSTELLATION SHAPING FOR SLOT AGGREGATION
1y 7m to grant Granted Jun 02, 2026
Patent 12640842
COMMUNICATION TECHNIQUES APPLYING LOW-DENSITY PARITY-CHECK CODE BASE GRAPH SELECTION
2y 5m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
97%
With Interview (+2.5%)
2y 1m (~7m remaining)
Median Time to Grant
Low
PTA Risk
Based on 759 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month