Technology area: Semiconductors, Circuits & Optics
1 pending office actions • 1 art units • 1 examiners • 0 of 1 (0%) have an AI response strategy ready • 1 patents granted in the last 365 days
Easy-Logic Technology (Shenzhen) Co. Ltd. has 1 pending office action in the Semiconductors, Circuits & Optics technology area. The prosecution involves 1 distinct examiner and is situated within a distinct art unit. LEE, ERIC D is the busiest examiner for the portfolio, with the pending action currently assigned.
This indicates that the company's current patent activity is entirely concentrated under a single examiner and art unit. For practitioners, this means the strategy for the pending office action can be tailored specifically to the tendencies of LEE, ERIC D. The alignment of the busiest examiner's workload with the total pending actions confirms that no other examiners are currently active. The focus on the Semiconductors, Circuits & Optics area provides a specific technical context for this single pending matter. This streamlined structure provides a clear path for the resolution of the pending action. The lack of multiple examiners or art units minimizes the complexity of managing the company's current patent interests. By focusing on the individual review style of the assigned examiner, the company can better anticipate procedural hurdles.
Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.
| Bucket | Cases |
|---|---|
| Multi-statute (no §101) | 1 (100%) |
How the docket's pending cases split across USPTO tech-center bands.
Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.
| Examiner | Apps on this docket | Allow rate | Interview lift |
|---|---|---|---|
| LEE, ERIC D | 1 | 81.5% | +19.3% |
Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 1 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18659350 | METHOD FOR OBTAINING ENGINEERING CHANGE ORDER POINT BASED ON COMPARISON OF DESIGN FILES | LEE, ERIC D | — |
Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 1 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18659350 | METHOD FOR OBTAINING ENGINEERING CHANGE ORDER POINT BASED ON COMPARISON OF DESIGN FILES | LEE, ERIC D | — |
| Art Unit | Apps |
|---|---|
| 2851 | 1 |
| App # | Title | Examiner | Art Unit | Statutes | Status | Due in | AI | Filed |
|---|---|---|---|---|---|---|---|---|
| 18659350 | METHOD FOR OBTAINING ENGINEERING CHANGE ORDER POINT BASED ON COMPARISON OF DESIGN FILES | LEE, ERIC D | 2851 | §103§112 | Non-Final OA | — | Pending | May 09, 2024 |
IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.
Start Free TrialEasy-Logic Technology (Shenzhen) Co. Ltd. has 1 pending office actions as of October 2026, spread across 1 art units and 1 examiners.
Eric D Lee has the most, with 1 of Easy-Logic Technology (Shenzhen) Co. Ltd.'s pending office actions.
Mostly Semiconductors, Circuits & Optics (USPTO Tech Center 2800), based on where its pending office actions are examined.
