Prosecution Insights
Last updated: May 29, 2026
Application No. 16/218,786

IMPLEMENTING PHASE CHANGE MATERIAL-BASED SELECTORS IN A CROSSBAR ARRAY

Non-Final OA §112
Filed
Dec 13, 2018
Examiner
NGUYEN, VIET Q
Art Unit
2827
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Tetramem Inc.
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
1188 granted / 1250 resolved
+27.0% vs TC avg
Minimal +4% lift
Without
With
+3.5%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
17 currently pending
Career history
1264
Total Applications
across all art units

Statute-Specific Performance

§101
2.0%
-38.0% vs TC avg
§103
32.6%
-7.4% vs TC avg
§102
36.6%
-3.4% vs TC avg
§112
16.6%
-23.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1250 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . 1. Claims 1-19 are present for examination. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. 2. Claims 1-19 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, or for pre-AIA the applicant regards as the invention. Claim 1, line 9, the phrase “when in an OFF state, selectively transmit a programming signal to the memristor device” is vague and indefinite. First, if the selector device is in its OFF state, then how can it be active or capable of transfer any signal through its body when it is already in an OFF state? Does this imply “switching happened only after it will switch from OFF to ON as a temporarily condition alter”? (see claim 2, lines 2-3 for the same required condition). Second, both claim 14 temporarily switched to ON state” before to be able to deliver any programming signal to a connected memristor device as well. For this reason, please amend claim 1 to be consistent with these claims (2, 14 & 17). Claim 2, last line, it is unclear how can a device can “switch itself from OFF to ON” without a help of another device first? Particularly, Fig. 3 of application only shows the voltage applied from the control circuit (Fig. 1 and 10) to the combined layers (211 & 213) constituting both the selector device (213, see para [0039]) disposed above the memory device (211). Thus, the control voltages applied to switch such devices (211 & 213) must come from somewhere, and therefore these devices cannot switch by itself from OFF to ON or vice versa. Additionally, the other claims 4, 14 and 17 all recite that by applying the “high temperature treatment” followed by “cooling process” to control the switching of these states (from OFF to ON)) as claimed. Thus, the applied temperature is also carried out by an external control device/process and not by “selector device” itself as claimed. Claims 14 & 17, last three lines should recite that “switching the selector devices from the OFF state to an ON state permanently by applying a high temperature, etc…” because lines 3-4 already recited that “the selector device is switched from OFF to ON state temporarily, etc...” Thus, lines 6-7 shovel be in consistent with claim 4 as well (i.e., a high temperature treatment followed by a cooling process will switch the OFF to ON state permanently”. Other claims are dependent upon the rejected claims above, and hereby temporarily rejected as dependent upon the defective claims 1, 14 & 17 only. 4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VIET Q NGUYEN whose telephone number is (571)272-1788. The examiner can normally be reached on M-F 7:30-3PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see https://ppair-my.uspto.gov/pair/PrivatePair. Should you have questions on access to the Private /VIET Q NGUYEN/Primary Examiner, Art Unit 2827
Read full office action

Prosecution Timeline

Dec 13, 2018
Application Filed
Jan 24, 2020
Non-Final Rejection mailed — §112
Sep 23, 2020
Response after Non-Final Action

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12640191
MEMORY ARRAY WITH MULTIPLEXED DIGIT LINES
2y 4m to grant Granted May 26, 2026
Patent 12640189
BUFFER CHIP, SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY CHIP, AND MEMORY MODULE
2y 7m to grant Granted May 26, 2026
Patent 12640184
BUFFER CHIP, SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY CHIP, AND MEMORY MODULE
2y 6m to grant Granted May 26, 2026
Patent 12640207
SELECTIVELY ERASING ONE OF MULTIPLE ERASE BLOCKS COUPLED TO A SAME STRING BY CREATING A PSEUDO PN JUNCTION
1y 10m to grant Granted May 26, 2026
Patent 12640214
ACCESS LINE VOLTAGE RAMP RATE ADJUSTMENT
1y 10m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
98%
With Interview (+3.5%)
1y 8m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1250 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month