Prosecution Insights
Last updated: May 29, 2026
Application No. 17/743,334

MATRIX MULTIPLICATION AND ACCUMULATION OPERATIONS ON COMPRESSED MATRICES

Non-Final OA §112
Filed
May 12, 2022
Priority
May 13, 2021 — provisional 63/188,406
Examiner
METZGER, MICHAEL J
Art Unit
2183
Tech Center
2100 — Computer Architecture & Software
Assignee
Nvidia Corporation
OA Round
5 (Non-Final)
90%
Grant Probability
Favorable
5-6
OA Rounds
0m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
439 granted / 486 resolved
+35.3% vs TC avg
Moderate +8% lift
Without
With
+8.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
26 currently pending
Career history
511
Total Applications
across all art units

Statute-Specific Performance

§101
4.2%
-35.8% vs TC avg
§103
74.7%
+34.7% vs TC avg
§102
10.5%
-29.5% vs TC avg
§112
3.5%
-36.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 486 resolved cases

Office Action

§112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on March 24th, 2026 has been entered. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. 2. Claims 1-28 are rejected under 35 U.S.C. 112(b) as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor regards as the invention. Regarding the independent claims, the claims have been amended to recite “wherein row information of a value within the index matrix indicates a row of a non-zero value of the compressed matrix within the sparse matrix”. This limitation is considered indefinite as it appears to contradict the earlier limitations of, for example, claim 1, which recites that there are “two or more matrices of data comprising a sparse matrix…[and] a compressed matrix of non-zero values”. This differs from the limitations later in the independent claims which states that the compressed matrix is “within” the sparse matrix. It is therefore unclear whether these compressed and sparse matrices are entirely different, one is contained within another, or are a compressed and uncompressed version of the same matrix. Therefore, the metes and bounds of the independent claims are unclear and the claims are rejected as being indefinite. Claims 2-8, 10-16, 18-22, and 24-28 are rejected for their dependence upon the independent claims without resolving the grounds of rejection for the claims upon which they depend. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. He (US 2021/0271736) discloses a processor for generating an index matrix of a location of non-zero values. Hsieh (US 2019/0012296) discloses a processor that compresses values of a weight matrix and shifts entries in a matrix by vector multiplication operation according to an index matrix. Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL J METZGER whose telephone number is (571)272-3105. The examiner can normally be reached Monday-Friday 8:30-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jyoti Mehta can be reached at 571-270-3995. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /MICHAEL J METZGER/ Primary Examiner, Art Unit 2183
Read full office action

Prosecution Timeline

Show 14 earlier events
Sep 22, 2025
Response Filed
Nov 24, 2025
Final Rejection mailed — §112
Jan 24, 2026
Interview Requested
Jan 30, 2026
Examiner Interview Summary
Jan 30, 2026
Applicant Interview (Telephonic)
Mar 24, 2026
Request for Continued Examination
Mar 26, 2026
Response after Non-Final Action
Apr 03, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12632303
ACCELERATOR, METHOD OF OPERATING THE SAME, AND ELECTRONIC DEVICE INCLUDING THE SAME
2y 11m to grant Granted May 19, 2026
Patent 12632252
MEMORY DEVICE AND METHOD WITH PROCESSING-IN-MEMORY BLOCK
1y 8m to grant Granted May 19, 2026
Patent 12619463
Thread Creation on Local or Remote Compute Elements by a Multi-Threaded, Self-Scheduling Processor
1y 8m to grant Granted May 05, 2026
Patent 12621126
SM3 HASH ALGORITHM ACCELERATION PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS
1y 7m to grant Granted May 05, 2026
Patent 12613700
ZERO EXTENDED 52-BIT INTEGER FUSED MULTIPLY ADD AND SUBTRACT INSTRUCTIONS
4y 6m to grant Granted Apr 28, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

5-6
Expected OA Rounds
90%
Grant Probability
98%
With Interview (+8.0%)
2y 7m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 486 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month