DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Continued Examination Under 37 CFR 1.114
A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01/09/2026 has been entered.
Priority
Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55.
Response to Arguments
Applicant's arguments filed 01/09/2026 have been fully considered but they are not persuasive.
Regarding claim 1, Applicant argues Nakamura does not disclose that the adhesive film 6 or a transfer member is attached to a front surface of the wafer 2.
However, while the recitation of Nakamura (US 7622366 B2) includes relevant reference numbers (e.g. transfer member 71/adhesive 6), Nakamura is not exclusively relied upon for this limitation. Page 5 of the Office Action mailed 11/12/2025 states “FIGS. 1-13C of Nakamura teach… attaching a transfer member (71) including a hard material with an adhesive (6) whose adhesion force is reduced by application by an external stimulus (e.g. laser beam set at 355 nm col. 8/lines 9-19) to a back surface of the device layer (2b, col. 5/lines 24-30)…” and “Nakamura does not teach… attaching a transfer member including a hard material with an adhesive whose adhesion force is reduced by application of an external stimulus to a front surface of the device layer…”. Instead, the secondary reference Umemura (US 20100248404 A1) is relied upon in page 6 of the Office Action mailed 11/12/2025: “FIGS. 1A-1D of Umemura teach… a transfer member arranging step (FIGS. 1A-B) of, after the device layer dividing step (prior to FIG. 1A), attaching a transfer member (200) to a front surface of the device layer using an adhesive layer (210 ¶ [0060]-[0061])…”.
Thus, Nakamura in view of Umemura teaches attaching a transfer member including an adhesive to a front surface of a device layer of the wafer. See the rejection below.
Applicant further argues Umemura does not disclose or suggest “a transfer member arranging step of, after the device layer dividing step, attaching a transfer member including a hard material with an adhesive whose adhesion force is reduced by application of an external stimulus, directly to a front surface of the device layer” as recited in amended claim 1 since Umemura teaches multi-layer film 120 and solder film 210 bonding p-type layer 12 with the substrate 200.
However, in one interpretation of FIGS. 1A-1D of Umemura both 120 and 210 are an adhesion film.
Thus, Nakamura in view of Umemura teaches a transfer member arranging step of, after the device layer dividing step, attaching a transfer member including a hard material with an adhesive whose adhesion force is reduced by application of an external stimulus, directly to a front surface of the device layer. See the rejection below.
Claim Rejections - 35 USC § 103
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention.
Claims 1, 5, and 7 are rejected under 35 U.S.C. 103 as being unpatentable over Nakamura (US 7622366 B2; hereinafter Nakamura) in view of Umemura et al. (US 20100248404 A1; hereinafter Umemura).
Regarding claim 1, FIGS. 1-13C of Nakamura teach a manufacturing method for a device chip (e.g. FIGS. 1-13C), comprising: a wafer preparation step (FIGS. 1-5B) of preparing a wafer including a base substrate (2), and a device layer (22) being layered on the base substrate (2, col. 5/line 66 to col. 6/line 5) and having devices (22) formed in respective separate regions demarcated by a plurality of crossing division lines (21, col. 4/lines 32-35); a device layer dividing step (e.g. FIG. 2A) of attaching a rear surface of the wafer (2b) to a chuck table (31) using suction means (not shown, col. 4/lines 45-56) forming respective division grooves that divide at least the device layer (22) into individual device chips (22) along the plurality of division lines (21, col. 4/lines 38-45); a transfer member arranging step (e.g. FIGS. 3A-3B) of, after the device layer dividing step (FIG. 2A), attaching a transfer member (71) including a hard material with an adhesive (6) whose adhesion force is reduced by application by an external stimulus (e.g. laser beam set at 355 nm col. 8/lines 9-19) to a back surface of the device layer (2b, col. 5/lines 24-30); and a lift-off step (e.g. FIG. 9) of, after the transfer member arranging step (e.g. FIGS. 6A-6B) is carried out, applying a laser beam (pulsed laser beam) of such a wavelength as to be absorbed in the adhesive layer (6, col. 7/lines 62-65), from the base substrate (2) side (see FIG. 9), and lifting off a device chip (22) from the front surface of the base substrate (2a, col. 8/line 64 to col. 9/line 1).
Nakamura does not explicitly teach the device layer dividing step including attaching a rear surface of the wafer to a tape on a frame, holding the rear surface of the tape on a holding surface of a chuck table.
However, FIG. 8 of Nakamura teaches attaching a rear surface of the wafer (2b) to a tape (T) on a frame (F), holding the rear surface of the tape (surface of T facing 71) on a holding surface of a chuck table (top surface of 71 col. 7/lines 13-24).
Therefore, it would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to modify the device layer dividing step taught by Nakamura with the tape on the frame taught by Nakamura for the purpose of dicing the semiconductor structure.
Nakamura does not teach a laser beam absorbing layer layered on a front surface of the base substrate; attaching a transfer member including a hard material with an adhesive whose adhesion force is reduced by application of an external stimulus, directly to a front surface of the device layer; wherein the lift-off step of, after the transfer member arranging step is carried out, applying a laser beam of such a wavelength as to be absorbed in the laser beam absorbing layer, from the base substrate side, and lifting off a device chip from the front surface of the base substrate.
FIGS. 1A-1D of Umemura teach a manufacturing method for a device chip, comprising: a wafer preparation step (prior to FIG. 1A) of preparing a wafer including a base substrate (100), a laser beam absorbing layer (11) layered on a front surface of the base substrate (front surface of 100), and a device layer (12, L represented by broken line) being layered on the laser beam absorbing layer (11) and having devices (10, 130 disposed within respective device areas A’) formed in respective separate regions (A ¶ [0057]-[0058]); a device layer dividing step (prior to FIG. 1A) of forming respective division grooves (tr) that divide at least the device layer (12, L represented by broken line) into individual device chips (chips within A’ ¶ [0057]); a transfer member arranging step (FIGS. 1A-B) of, after the device layer dividing step (prior to FIG. 1A), attaching a transfer member (200) directly to a front surface of the device layer using an adhesive layer (120, 210 ¶ [0014],[0060]-[0061]); and a lift-off step (FIGS. 1C, 2A-B) of, after the transfer member arranging step (FIGS. 1A-B) is carried out, applying a laser beam (LS) of such a wavelength as to be absorbed in the laser beam absorbing layer (11), from the base substrate side (side of 11 close to 100), and lifting off a device chip (an instance of a chip within A’) from the front surface of the base substrate (front surface of 100 ¶ [0062]).
Therefore, it would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to modify the manufacturing method for a device chip taught by Nakamura with the laser-lift off method taught by Umemura for the purpose of reducing stress imposed on the epitaxial layer bonded to the epitaxial growth substrate during laser lift-off (¶ [0043],[0082]).
Regarding claim 5, Nakamura as modified teaches the method according to claim 1, and FIGS. 13A-C of Nakamura further teach further comprising a device pick up step (FIGS. 13A-C) of picking up the device chip (22) lifted off the base substrate (2, col. 10/lines 6-11).
Regarding claim 7, Nakamura as modified teaches the method according to claim 1, and Nakamura further teaches wherein the external stimulus includes light irradiation with ultraviolet rays (e.g. laser beam set at 355 nm col. 8/lines 9-19).
Claims 3-4 are rejected under 35 U.S.C. 103 as being unpatentable over Nakamura in view of Umemura, and further in view of Koyanagi (US 20160013613 A1; hereinafter Koyanagi).
Regarding claim 3, Nakamura as modified teaches the method according to claim 1.
Nakamura does not teach in sufficient detail for anticipation wherein the lift-off step further includes applying a laser beam to an outermost peripheral edge of the laser beam absorbing layer while moving a focusing point of the laser beam and a chuck table relative to each other so that the focusing point of the laser beam moves in a spiral shape from the outermost peripheral edge to a center of the laser beam absorbing layer.
FIGS. 1A-5 of Koyanagi teach a manufacturing method for a device chip (e.g. FIGS. 1A-5), comprising: a wafer preparation step (FIG. 1B) of preparing a wafer (10) including a base substrate (11), a laser beam absorbing layer (13) layered on a front surface of the base substrate (11a), and a device layer (12) being layered on the laser beam absorbing layer (13) and having devices (16) formed in respective separate regions demarcated by a plurality of crossing division lines (15 ¶ [0026]); a transfer member arranging step (FIGS. 2A-C) of attaching a transfer member (20, 21) to a front surface of the device layer (12a ¶ [0028]); and a lift-off step (FIGS. 3-10B) of, after the transfer member arranging step (FIGS. 2A-C) is carried out, applying a laser beam (pulsed laser beam) of such a wavelength as to be absorbed in the laser beam absorbing layer (13 ¶ [0030]); wherein the lift-off step (FIGS. 3-10B) further includes applying a laser beam (pulsed laser beam) to an outermost peripheral edge of the laser beam absorbing layer (“outermost circumference of the epitaxy substrate 11” which corresponds to 13) while moving a focusing point of the laser beam (“light focus point of the laser beam”) and a chuck table (31 ¶ [0030]) relative to each other so that the focusing point of the laser beam moves in a spiral shape from the outermost peripheral edge to a center of the laser beam absorbing layer (see FIG. 5 ¶ [0031]).
Therefore, it would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to modify the manufacturing method for a device chip taught by Nakamura with the lift-off method taught by Koyanagi for the purpose of avoiding damage to the optical device layer during separation of the substrate (¶ [0041]).
Regarding claim 4, Nakamura as modified teaches the method according to claim 3, and FIGS. 10A-B of Koyanagi further teach wherein the lift-off step (FIGS. 3-10B) further includes peeling off the base substrate (11) from a surface of the device layer (12 ¶ [0040]).
Claim 6 is rejected under 35 U.S.C. 103 as being unpatentable over Nakamura in view of Umemura, and further in view of Torrents Abad et al. (US 10326040 B1; hereinafter Torrents).
Regarding claim 6, Nakamura as modified teaches the method according to claim 1.
Nakamura as modified does not teach wherein the transfer member is made with glass.
FIGS. 3-9 of Torrents teach a manufacturing method for a device chip, comprising: a transfer member arranging step (FIG. 9) of attaching a transfer member (904a) without an adhesive to a front surface of a device layer (surface of 102 closest to 110) using an adhesive layer (clayer 110, col. 8 lines 39-45); wherein the transfer member (904a) is made of glass (col. 9 lines 15-18).
Therefore, it would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to modify the manufacturing method for the device chip taught by Nakamura with the transfer member material taught by Torrents for the purpose of forming the adhesive layer without damaging the device layer or the adhesive layer (col. 4 lines 51-57) and since it has been held that the selection of a known material based on its suitability for its intended use supported a prima facie obviousness determination in Sinclair & Carroll Co. v. Interchemical Corp., 325 U.S. 327, 65 USPQ 297 (1945), In re Leshin, 277 F.2d 197, 125 USPQ 416 (CCPA 1960), and MPEP 2144.07 Art Recognized Suitability for an Intended Purpose.
Claim 8 is rejected under 35 U.S.C. 103 as being unpatentable over Nakamura in view of Umemura, and further in view of Motoyama et al. (US 20140124897 A1; hereinafter Motoyama).
Regarding claim 8, Nakamura as modified teaches the method according to claim 1.
Nakamura does not teach wherein the external stimulus includes heating.
FIGS. 16-20 of Motoyama teach a method of manufacturing a semiconductor device (e.g. FIG. 16) including bonding a temporary support substrate (42) against a top-front surface of a device structure (see FIG. 17) using a temporary adhesive agent (41) whose adhesion force is reduced by application of an external stimulus including heat (¶ [0109],[0111]).
Therefore, it would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to modify the method of manufacturing the device chip taught by Nakamura with the adhesive agent taught by Motoyama for the purpose of removing the adhesive without the need for a laser.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nora T Nix whose telephone number is (571)270-1972. The examiner can normally be reached Monday - Friday 9:00 am - 5:00 pm ET.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Matthew Landau can be reached at (571) 272-1731. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/Nora T. Nix/Assistant Examiner, Art Unit 2891
/MATTHEW C LANDAU/Supervisory Patent Examiner, Art Unit 2891