Prosecution Insights
Last updated: April 19, 2026
Application No. 18/113,561

NOVEL GATE FEATURE IN FINFET DEVICE

Non-Final OA §DP
Filed
Feb 23, 2023
Examiner
NARAGHI, ALI
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Co., Ltd.
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
2y 8m
To Grant
93%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allow Rate
666 granted / 771 resolved
+18.4% vs TC avg
Moderate +6% lift
Without
With
+6.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
24 currently pending
Career history
795
Total Applications
across all art units

Statute-Specific Performance

§101
1.1%
-38.9% vs TC avg
§103
61.6%
+21.6% vs TC avg
§102
19.0%
-21.0% vs TC avg
§112
13.1%
-26.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 771 resolved cases

Office Action

§DP
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of claims 11-30 in the reply filed on 10/28/2025 is acknowledged. Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 11-30 are rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-20 of U.S. Patent No. 11594607. Although the claims at issue are not identical, they are not patentably distinct from each other because claim 11 is disclosed by the claim 11 of the patented case, and claim 12 is disclosed by the claim 12; claim 13 is disclosed by the claim 13; claim 14 is disclosed by the claim 14; claim 15 is disclosed by the claim 15; claim 16 is disclosed by claim 16; claim 17 is disclosed by claim 17; claim 18 is disclosed by claim 18 and claim 19 is disclosed by claim 19; claim 20 is disclosed by claim 20; claim 21 is disclosed by claim 11; claim 22 is disclosed by claim 4, it would have been obvious to one of ordinary skill in the art at the time of the filing of the invention to modify claim 11 according to the teachings of the claim 4 so the gate feature is formed on the central of fin structure as a design choice; with respect to claim 23, claim 7 discloses the limitation of the claim 23, it would have been obvious to one of ordinary skill in the art at the time of the filing of the invention to modify claim 11 according to the teachings of the claim 7 as a design choice; claim 24 is disclosed by claim 13; claim 25 is disclosed claim 12; claim 26 is disclosed by claim 14;claim 27 is disclosed by claim 15; claim 28 is disclosed by claim 16; claim 29 is disclosed by claim 13; claim 30 is disclosed by claim 1; it would have been obvious to one of ordinary skill in the art at the time of the filing of the invention to modify claim 11 of the current case according to the teaching of the claim 1, such that dummy poly layer is formed and then it is removed and the void is filled to form the gate, in order to make gate structure on the fin. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ALI N NARAGHI whose telephone number is (571)270-5720. The examiner can normally be reached 10am-6pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at 571-272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ALI NARAGHI/Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Feb 23, 2023
Application Filed
Jan 10, 2026
Non-Final Rejection — §DP
Apr 02, 2026
Interview Requested

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604552
CONTACT ETCH STOP LAYER FOR A PIXEL SENSOR
2y 5m to grant Granted Apr 14, 2026
Patent 12604748
CAPACITOR PADS AND METHODS OF MANUFACTURING THE SAME
2y 5m to grant Granted Apr 14, 2026
Patent 12604553
IMAGE SENSORS INCLUDING PIXEL ISOLATION STRUCTURE INCLUDING DOUBLE TRENCH
2y 5m to grant Granted Apr 14, 2026
Patent 12604775
SEMICONDUCTOR CHIP AND SEMICONDUCTOR PACKAGE
2y 5m to grant Granted Apr 14, 2026
Patent 12598828
SEMICONDUCTOR DEVICE
2y 5m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
93%
With Interview (+6.3%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 771 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month