Prosecution Insights
Last updated: April 19, 2026
Application No. 18/120,862

LIGHT EMITTING STRUCTURE, DISPLAY APPARATUS, AND METHOD OF MANUFACTURING THE DISPLAY APPARATUS

Non-Final OA §103
Filed
Mar 13, 2023
Examiner
VU, DAVID
Art Unit
2818
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
1 (Non-Final)
77%
Grant Probability
Favorable
1-2
OA Rounds
2y 8m
To Grant
96%
With Interview

Examiner Intelligence

Grants 77% — above average
77%
Career Allow Rate
564 granted / 734 resolved
+8.8% vs TC avg
Strong +19% interview lift
Without
With
+18.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
21 currently pending
Career history
755
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
51.9%
+11.9% vs TC avg
§102
34.4%
-5.6% vs TC avg
§112
9.1%
-30.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 734 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION Election/Restrictions 1. Applicant’s election without traverse of Group I, which corresponds to claims 1-18 in the reply filed on 10/14/2025 is acknowledged. Therefore, claims 19-28 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention/species, there being no allowable generic or linking claim. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. 2. Claims 1-5 are rejected under 35 U.S.C. 103 as being unpatentable over Wildeson et al. (US 2019/0198709; hereinafter Wildeson) in view of Chieh (US 2014/0353578). Regarding claim 1, Wildeson, in fig. 1H, discloses a light emitting structure comprising: a substrate 106; a first epitaxial structure 101 disposed on the substrate 106; a second epitaxial structure 103 disposed on the first epitaxial structure 101; and a third epitaxial structure 105 disposed on the second epitaxial structure 103; wherein each of the first epitaxial structure 101, the second epitaxial structure 103, and the third epitaxial structure 105 comprises, in a sequentially stacked structure, a first semiconductor layer of a first conductivity 107 (n-type), an active layer 108, and a second semiconductor layer of a second conductivity 108 (p-type) ([0044]). Wildeson discloses a semiconductor device as above but fails to discloses a carrier blocking layer between the first semiconductor layer and the active layer. However, Chieh, fig. 1, discloses an epitaxial structure 6 comprises a carrier blocking layer 64 between the semiconductor layer 62 and the active layer 66 ([0016]). It would have been obvious to a person of ordinary skill in the art before the effective filing date of the claimed invention to form a carrier blocking layer as taught by Chieh for preventing the internal electric field arisen from the semiconductor layer pass into the active layer so the energy band of the active layer is not bent and the light emitting efficiency is not reduced. Regarding claim 2, Chieh discloses wherein the carrier blocking layer comprises a hole blocking layer ([0016]). Regarding claim 3, Chieh discloses wherein each of the first epitaxial structure, the second epitaxial structure, and the third epitaxial structure further comprises an electron blocking layer between the active layer and the second semiconductor layer ([0015]). Regarding claim 4, Wildeson discloses further comprising a first junction layer 102 and a second junction layer 104 each doped with a high concentration to have the first conductivity, respectively between the first epitaxial structure 101 and the second epitaxial structure 103, and between the second epitaxial structure 103 and the third epitaxial structure 105 (fig. 1H & [0054]). Regarding claim 5, Wildeson discloses wherein the active layer 108 of each of the first epitaxial structure 101, the second epitaxial structure 103, and the third epitaxial structure 105 is configured to emit light at different wavelengths (In the epitaxial structure 101, the active layer 108 is a blue light emitting layer ([0051]). In the epitaxial structure 103, the active layer 108 is a green light emitting layer ([0052]. In the epitaxial structure 105, the active layer 108 is a red light emitting layer ([0053])). Allowable Subject Matter 3. Claims 6-18 are allowed. The following is an examiner's statement of reason for allowance: the prior art of record, either singularly or in combination, does not disclose or suggest at least the claim limitations of "each of the plurality of mesa structures being configured to generate colored light of a corresponding light emitting device in the active layer of the epitaxial structure farthest from the first surface, the active layer of the first epitaxial structure and the active layer of each of the at least one second epitaxial structure being configured to generate light of different wavelengths; wherein the first surface corresponds to one surface of the first semiconductor layer of the first epitaxial structure; and wherein the plurality of light emitting devices are formed in a monolithic shape connected through a partial thickness part of the first semiconductor layer of the first epitaxial structure” (claims 6 and 18) as instantly claimed and in combination with the remaining elements. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance". Conclusion 4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Vu whose telephone number is (571) 272-1798. The examiner can normally be reached on Monday-Friday from 8:00am to 5:00pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempt to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven Loke H can be reached on (571) 272-1657. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /DAVID VU/ Primary Examiner, Art Unit 2818
Read full office action

Prosecution Timeline

Mar 13, 2023
Application Filed
Dec 31, 2025
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12598798
SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Apr 07, 2026
Patent 12588214
INTEGRATED CIRCUIT DEVICE AND METHOD FOR FABRICATING THE SAME
2y 5m to grant Granted Mar 24, 2026
Patent 12588215
NON-VOLATILE MEMORY DEVICE HAVING SCHOTTKY DIODE
2y 5m to grant Granted Mar 24, 2026
Patent 12581714
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THEREOF
2y 5m to grant Granted Mar 17, 2026
Patent 12571123
GALLIUM NITRIDE CRYSTAL, GALLIUM NITRIDE SUBSTRATE, AND METHOD FOR PRODUCING GALLIUM NITRIDE SUBSTRATE
2y 5m to grant Granted Mar 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
77%
Grant Probability
96%
With Interview (+18.7%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 734 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month