Prosecution Insights
Last updated: October 24, 2026
Application No. 18/172,664

DISPLAY DEVICE AND METHOD OF PROVIDING THE SAME

Final Rejection §102
Filed
Feb 22, 2023
Priority
Mar 16, 2022 — RE 10-2022-0032702
Examiner
PATERSON, BRIGITTE A
Art Unit
2896
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
2 (Final)
77%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 77% — above average
77%
Career Allowance Rate
300 granted / 391 resolved
+8.7% vs TC avg
Strong +22% interview lift
Without
With
+22.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
24 currently pending
Career history
416
Total Applications
across all art units

Statute-Specific Performance

§101
1.4%
-38.6% vs TC avg
§103
46.7%
+6.7% vs TC avg
§102
26.9%
-13.1% vs TC avg
§112
23.7%
-16.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 391 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 12-14 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by US 20220115476 A1 (Lee). Re claim 12, Lee teaches display device including: a plurality of pixels emitting light of different colors from each other (pixels in display Fig. 2 [0063-0064]), and each pixel among the plurality of pixels comprising: a transistor (transistor controlled by Gat 1) through which electrical current is provided to the each pixel (Fig. 3); a first light emitting diode (LED corresponding to EL1) connected to the transistor; a second light emitting diode (LED corresponding to EL2) adjacent to the first light emitting diode and connectable to the first light emitting diode (electrically connectable through connection pattern SDP); and a global transistor transistor controlled by gate connected to CE5 or transistor controlled by gate connected to CE6) which receives an electrical signal and is connected to the first light emitting diode (Fig. 3 [0057]). PNG media_image1.png 514 667 media_image1.png Greyscale Re claim 13, Lee teaches wherein the global transistor is turned on by receiving the electrical signal and is turned off by absence of the electrical signal (conventional operation of conductors). Re claim 14, Lee teaches wherein the global transistor which is turned off, disconnects the second light emitting diode from the first light emitting diode, and the electrical current flows in the first light emitting diode, and the global transistor which is turned on, connects the second light emitting diode to the first light emitting diode, and the electrical current flows in both the first light emitting diode and the second light emitting diode (Fig. 3 the connection pattern is connected to GAT1 portions that control the electrical current between the first and second light emitting diodes). Allowable Subject Matter Claims 1-11 are allowed. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to BRIGITTE A PATERSON whose telephone number is (571)272-1752. The examiner can normally be reached Monday-Friday 9:00AM-5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, William Kraig can be reached at 571-272-8660. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. BRIGITTE A. PATERSON Primary Examiner Art Unit 2896 /BRIGITTE A PATERSON/Primary Examiner, Art Unit 2896
Read full office action

Prosecution Timeline

Feb 22, 2023
Application Filed
Mar 20, 2026
Non-Final Rejection mailed — §102
Jun 02, 2026
Interview Requested
Jun 08, 2026
Examiner Interview Summary
Jun 08, 2026
Applicant Interview (Telephonic)
Jun 16, 2026
Response Filed
Oct 06, 2026
Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12749609
Large Dzyaloshinskii – Moriya Interaction and Perpendicular Magnetic Anisotropy Induced by Chemisorbed Species on Ferromagnets
4y 7m to grant Granted Sep 29, 2026
Patent 12740176
IMAGE SENSOR INCLUDING STACKED CHIPS
3y 9m to grant Granted Sep 15, 2026
Patent 12737660
METHOD AND SYSTEM FOR OPERATING A QUANTUM NETWORK NODE
2y 5m to grant Granted Sep 15, 2026
Patent 12733352
DISPLAY APPARATUS HAVING MULTI-PAD PIXEL ELECTRODES
3y 9m to grant Granted Sep 08, 2026
Patent 12733406
METHOD OF FORMING SEMICONDUCTOR DEVICE
2y 10m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
77%
Grant Probability
99%
With Interview (+22.4%)
2y 8m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 391 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month