Prosecution Insights
Last updated: April 19, 2026
Application No. 18/225,793

ORGANIC LIGHT EMITTING DIODE DISPLAY

Non-Final OA §102§103§112
Filed
Jul 25, 2023
Examiner
BEARDSLEY, JONAS TYLER
Art Unit
2811
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
1 (Non-Final)
58%
Grant Probability
Moderate
1-2
OA Rounds
3y 4m
To Grant
90%
With Interview

Examiner Intelligence

Grants 58% of resolved cases
58%
Career Allow Rate
158 granted / 270 resolved
-9.5% vs TC avg
Strong +31% interview lift
Without
With
+31.0%
Interview Lift
resolved cases with interview
Typical timeline
3y 4m
Avg Prosecution
43 currently pending
Career history
313
Total Applications
across all art units

Statute-Specific Performance

§103
46.2%
+6.2% vs TC avg
§102
32.7%
-7.3% vs TC avg
§112
20.2%
-19.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 270 resolved cases

Office Action

§102 §103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claim 5 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 5, lines 2-3 recite “the driving voltage line is not overlapped with the bridge electrode in the plan view”. This directly contradicts claim 1, from which this claim depends, which recites in line 16 “the driving voltage line overlaps the bridge electrode in the plan view”. The driving voltage line cannot possibly both overlap and not overlap the bridge electrode. This issue renders the claim indefinite. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1-2 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by JUNG (US 20070155226). Regarding claim 1, JUNG discloses an organic light emitting diode display comprising: a substrate (substrate 110, see fig 2-3, para 26); a scan line (fig 1-3, 121, para 19 and 27) disposed on the substrate; a data line (fig 1-3, 171, para 36) disposed and which crosses the scan line (171 crosses 151, see figs 1 and 2); a driving voltage line (fig 1-3, 172, para 19) disposed in parallel with the data line (171 and 172 extend in parallel, see figs 1 and 2) and which overlaps a plurality of transistors in a plan view (172 includes 174 and 178 which overlap with at least two transistors, see fig 2-3, para 37); a driving transistor (the transistor with 152b1 as a channel which is the middle transistor of fig 3, see fig 1-3, para 33) which has a first gate electrode (fig 1-3, 124b1, para 28) and a first electrode (fig 1-3, 178, para 37) connected to the driving voltage line; an organic light emitting diode (the LED with organic light emitting member 370, see fig 3, para 49) connected to the driving transistor; a second transistor (the transistor with channel 152b1 which is the right transistor in fig 3, see fig 1-3, para 55) connected to the scan line, the data line, and the first electrode of the driving transistor (the transistor is at least indirectly physically connected to 121, 171 and 172, see fig 1-3); and a third transistor (the transistor with channel 152a, see fig 1-3, para 53) which includes a third gate electrode (fig 1-3, 124a, para 53) connected to the scan line (124a is connected to 121, see fig 3, para 53) and a second electrode (fig 3, 175a, para 53) connected to the first gate electrode (175a is connected to gate 124b1 of the driving transistor by 85, see fig 1-3, para 53), wherein the first gate electrode of the driving transistor and the second electrode of the third transistor are connected through a bridge electrode (gate electrode 124b1 and second electrode 175a are connected by 85, see fig 3, para 46), and the driving voltage line overlaps the bridge electrode in the plan view (85 includes 87 which overlaps 172, see fig 1-3, para 46). Regarding claim 2, JUNG discloses the organic light emitting diode display of claim 1, further comprising: a first storage electrode connected to the driving voltage line (the portion of 172 which overlaps with 124b forms a storage capacitor, see fig 3, para 57); and a second storage electrode which includes the first gate electrode (124b forms part of the storage capacitor, see fig 1-3, para 57), wherein the first storage electrode and the second storage electrode overlap each other in the plan view and constitute a storage capacitor (see fig 1-3, para 57). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 3-4 is/are rejected under 35 U.S.C. 103 as being unpatentable over JUNG (US 20070155226) in view of LIUS (US 20180062105). Regarding claim 3, JUNG discloses the organic light emitting diode display of claim 1. JUNG fails to explicitly disclose a device, further comprising: an upper gate connector which overlaps the bridge electrode and the second electrode of the third transistor in the plan view, wherein the upper gate connector is physically connected to the bridge electrode and the second electrode of the third transistor through a contact hole. LIUS teaches a device, further comprising: an upper gate connector (fig 10E, 1005E, para 115) which overlaps the bridge electrode (1005E overlaps bridge electrode 1042 which connects S//D2 with G2, see fig 10E, para 109) and the second electrode of the third transistor (the electrode S/D2 of 1007A, see fig 10E, para 109) in the plan view (1005E overlaps S/D2 and G2 along a vertical direction, see fig 10E), wherein the upper gate connector is physically connected to the bridge electrode and the second electrode of the third transistor through a contact hole (1005E is connected to 1042 which is connected to S/D2 by a through hole, see fig 10E). JUNG and LIUS are analogous art because they both are directed towards TFT display devices and one of ordinary skill in the art would have had a reasonable expectation of success to modify the device of JUNG with the gate connector of LIUS because they are from the same field of endeavor. It would have been obvious to one of ordinary skill in the art, before the effective filing date of the claimed invention, to modify the device of JUNG with the gate connector of LIUS in order to increase the capacitance of the storage capacitor (see LIUS para 49). Regarding claim 4, JUNG discloses the organic light emitting diode display of claim 1. JUNG fails to explicitly disclose a device, further comprising: a lower gate connector which overlaps the bridge electrode and the second electrode of the third transistor in the plan view, wherein the lower gate connector is physically connected to the bridge electrode and the second electrode of the third transistor through a contact hole. LIUS teaches a device, further comprising: a lower gate connector (fig 10E, 1005E, para 115) which overlaps the bridge electrode (1005E overlaps bridge electrode 1042 which connects S//D2 with G2, see fig 10E, para 109) and the second electrode of the third transistor (the electrode S/D2 of 1007A, see fig 10E, para 109) in the plan view (1005E overlaps S/D2 and G2 along a vertical direction, see fig 10E) in the plan view (1005E overlaps S/D2 and G2 along a vertical direction, see fig 10E), wherein the lower gate connector is physically connected to the bridge electrode and the second electrode of the third transistor through a contact hole (1005E is connected to 1042 which is connected to S/D2 by a through hole, see fig 10E). JUNG and LIUS are analogous art because they both are directed towards TFT display devices and one of ordinary skill in the art would have had a reasonable expectation of success to modify the device of JUNG with the gate connector of LIUS because they are from the same field of endeavor. It would have been obvious to one of ordinary skill in the art, before the effective filing date of the claimed invention, to modify the device of JUNG with the gate connector of LIUS in order to increase the capacitance of the storage capacitor (see LIUS para 49). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JONAS TYLER BEARDSLEY whose telephone number is (571)272-3227. The examiner can normally be reached 930-600 M-F. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lynne Gurley can be reached at 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JONAS T BEARDSLEY/Examiner, Art Unit 2811 /SAMUEL A GEBREMARIAM/Primary Examiner, Art Unit 2811
Read full office action

Prosecution Timeline

Jul 25, 2023
Application Filed
Dec 12, 2025
Non-Final Rejection — §102, §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12598772
VERTICAL TRENCH GATE FET WITH SPLIT GATE
2y 5m to grant Granted Apr 07, 2026
Patent 12588479
SOLID-STATE IMAGE SENSOR, AND ELECTRONIC DEVICE
2y 5m to grant Granted Mar 24, 2026
Patent 12575166
SEMICONDUCTOR DEVICE
2y 5m to grant Granted Mar 10, 2026
Patent 12575444
SEMICONDUCTOR DEVICE AND MOUNTING SUBSTRATE
2y 5m to grant Granted Mar 10, 2026
Patent 12568686
ARRAY SUBSTRATE AND FABRICATION METHOD THEREOF, AND DISPLAY DEVICE
2y 5m to grant Granted Mar 03, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
58%
Grant Probability
90%
With Interview (+31.0%)
3y 4m
Median Time to Grant
Low
PTA Risk
Based on 270 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month