Prosecution Insights
Last updated: July 17, 2026
Application No. 18/227,731

CONTACT STRUCTURES IN SEMICONDUCTOR DEVICES

Non-Final OA §DOUBLEPATENT
Filed
Jul 28, 2023
Priority
Jul 31, 2020 — provisional 63/059,544 +1 more
Examiner
ENAD, CHRISTINE A
Art Unit
2811
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company, Ltd.
OA Round
3 (Non-Final)
84%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
1121 granted / 1331 resolved
+16.2% vs TC avg
Moderate +10% lift
Without
With
+10.3%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
34 currently pending
Career history
1395
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
86.5%
+46.5% vs TC avg
§102
3.2%
-36.8% vs TC avg
§112
1.3%
-38.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1331 resolved cases

Office Action

§DOUBLEPATENT
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 3/27/2026 has been entered. Terminal Disclaimer The terminal disclaimer filed 3/27/2026 was disapproved. The form used for the filing was incorrect. Please use PTO/AIA /26 and resubmit the terminal disclaimer (no new fee is required-per OPLC 4/8/2026). Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-3, 5-21 are rejected on the ground of nonstatutory double patenting as being unpatentable over claim 1 of U.S. Patent No. 11,810,960. Although the claims at issue are not identical, they are not patentably distinct from each other because the currently recited broader claims are fully covered by the already patent claims. Claims 2-6, 8-13, 15-20 are also rejected as being dependent on claims 1, 7 and 14 respectively. U.S. Patent No. 11,810,960 Current Application 1. A semiconductor device, comprising: a substrate; a fin structure disposed on the substrate; a gate structure disposed on the fin structure; a source/drain (S/D) region disposed adjacent to the gate structure; a contact structure disposed on the S/D region, wherein the contact structure comprises a ternary compound layer disposed on the S/D region, a work function metal (WFM) silicide layer disposed on the ternary compound layer, and a contact plug disposed on the WFM silicide layer; and a dipole layer disposed at an interface between the ternary compound layer and the S/D region. 1. A semiconductor device, comprising: a gate structure disposed on first and second fin structures; a merged source/drain (S/D) region disposed on the first and second fin structures; and a contact structure disposed on the merged S/D region, wherein the contact structure comprises ternary compound clusters disposed on the merged S/D region, a work function metal (WFM) silicide layer disposed on the ternary compound clusters and the merged S/D region, wherein interfaces between the WFM silicide layer and the S/D region separate the ternary compound cluster from each other, and a contact plug disposed on the WFM silicide layer. 3. The semiconductor device of claim 1, wherein the ternary compound layer comprises a zirconium-based ternary compound. 2. The semiconductor device of claim 1, wherein the ternary compound clusters comprise a zirconium-based ternary compound. 7. A method, comprising: forming a fin structure on a substrate; forming a source/drain (S/D) region on the fin structure; forming a contact opening on the S/D region; forming a doped work function metal (WFM) silicide layer comprising metal dopants within the contact opening; forming a ternary compound layer between the doped WFM silicide layer and the S/D region; and forming a contact plug within the contact opening. 14. A method, comprising: forming a gate structure disposed on a substrate; forming a source/drain (S/D) region on the substrate; and forming a contact structure on the S/D region, wherein forming the contact structure comprises: depositing a dopant source layer on the S/D region; depositing a metal layer in contact with the dopant source layer; and depositing a contact plug on the metal layer. Response to Arguments Applicant’s arguments/amendment with respect to claims 1-20 have been considered. However, upon further consideration, the Double Patenting rejection for claims 1-3, 5-21 is still outstanding. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHRISTINE A ENAD whose telephone number is (571)270-7891. The examiner can normally be reached Monday-Friday, 7:30 am -4:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lynne Gurley can be reached at 571 272 1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /CHRISTINE A ENAD/Primary Examiner, Art Unit 2811
Read full office action

Prosecution Timeline

Show 1 earlier event
Sep 18, 2025
Non-Final Rejection mailed — §DOUBLEPATENT
Dec 30, 2025
Examiner Interview Summary
Dec 30, 2025
Applicant Interview (Telephonic)
Jan 20, 2026
Response Filed
Feb 03, 2026
Final Rejection mailed — §DOUBLEPATENT
Mar 27, 2026
Request for Continued Examination
Apr 02, 2026
Response after Non-Final Action
Apr 14, 2026
Non-Final Rejection mailed — §DOUBLEPATENT (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12681012
BIOSENSOR AND A BIOSENSING KIT
2y 10m to grant Granted Jul 14, 2026
Patent 12677462
INTEGRATING STANDARD-GATE TRANSISTORS AND EXTENDED-GATE TRANSISTORS ON THE SAME SUBSTRATE USING LOW-TEMPERATURE GATE DIELECTRIC TREATMENTS
4y 8m to grant Granted Jul 07, 2026
Patent 12666936
INTEGRATED CIRCUIT DEVICE INCLUDING GATE CONTACT
3y 6m to grant Granted Jun 23, 2026
Patent 12666641
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
2y 11m to grant Granted Jun 23, 2026
Patent 12666633
SIGNAL TRANSMISSION DEVICE
2y 6m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
84%
Grant Probability
94%
With Interview (+10.3%)
1y 11m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 1331 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month