Prosecution Insights
Last updated: October 01, 2026
Application No. 18/235,275

DISPLAY DEVICE

Non-Final OA §103
Filed
Aug 17, 2023
Priority
Nov 08, 2022 — RE 10-2022-0147987
Examiner
DYKES, LAURA M
Art Unit
2892
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
2 (Non-Final)
66%
Grant Probability
Favorable
2-3
OA Rounds
0m
Est. Remaining
93%
With Interview

Examiner Intelligence

Grants 66% — above average
66%
Career Allowance Rate
349 granted / 528 resolved
-1.9% vs TC avg
Strong +27% interview lift
Without
With
+26.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
34 currently pending
Career history
554
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
56.8%
+16.8% vs TC avg
§102
23.3%
-16.7% vs TC avg
§112
13.7%
-26.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 528 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This OA is in response to the amendment filled on 4/29/2026 that has been entered, wherein claims 1-20 are pending. Specification The objection to the specification is withdrawn in light of Applicant’s amendment of 4/29/2026. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claims 1-4, 11-14 and 17-19 are rejected under 35 U.S.C. 103 as being unpatentable over Liu et al. (CN 113160729A) in view of Chang (US 2010/0295567 A1) both of record. Regarding claim 1, Liu teaches a display device(Fig. 10) comprising: a substrate(10) including a display area(AA, Fig. 3) and a pad area(BA, Fig. 3), the pad area(BA, Fig. 3) being located around the display area(AA, Fig. 3) and adjacent to one side of the display area(AA, Fig. 3); a flexible printed circuit board(30, ¶0063) disposed in the pad area(BA, Fig. 3) on the substrate(10) and including a first bump part(31 connected to 81, ¶0058) and a plurality of test points(81, 82, ¶0063) connected to the first bump part(31 connected to 81, ¶0058); a driving integrated circuit(20, ¶0057) disposed in the pad area(BA, Fig. 3) on the substrate(10), spaced apart from the flexible printed circuit board(30, ¶0063) and including a second bump part(22 connected to 81, ¶0058); a signal line(53, ¶0058) disposed in the pad area(BA, Fig. 3) on the substrate(10) and connecting the first bump part(31 connected to 81, ¶0058) and the second bump part(22 connected to 81, ¶0058). Liu is not relied on to teach a plurality of control parts disposed in the pad area(BA, Fig. 3) on the substrate(10) and connected to the signal line(53, ¶0058) between the first bump part(31 connected to 81, ¶0058) and the second bump part(22 connected to 81, ¶0058). Chang teaches a display device(Fig. 2) comprising a plurality of control parts(50, ¶0059) disposed in the pad area(18) on the substrate(12) and connected to the signal line(34, ¶0059) between the first bump part(P2, P3, ¶0059) and the second bump part(C2, C3, ¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, to include a plurality of control parts disposed in the pad area on the substrate and connected to the signal line between the first bump part and the second bump part as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Regarding claim 2, Liu teaches the display device of claim 1, but is not relied on to teach the plurality of control parts includes: a first control part connected to the first bump part(31 connected to 81, ¶0058); and a second control part connected to the second bump part(22 connected to 81, ¶0058). Chang teaches a display device(Fig. 2) wherein the plurality of control parts(50, ¶0059) includes a first control part(source of 50, ¶0059) connected to the first bump part(P2, P3, ¶0059); and a second control part(drain of 50, ¶0059) connected to the second bump part(C2, C3, ¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, so that the plurality of control parts includes a first control part connected to the first bump part; and a second control part connected to the second bump part, as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Regarding claim 3, Liu teaches the display device of claim 1, wherein a total number of the plurality of test points(81, 82, ¶0063) is four(Fig. 10). Regarding claim 4, Liu teaches the display device of claim 2, wherein the flexible printed circuit board(30, ¶0063) further includes a third bump part(31 connected to 82, ¶0058) spaced apart from the first bump part(31 connected to 81, ¶0058), and the driving integrated circuit(20, ¶0057) further includes a fourth bump part(22 connected to 81, ¶0058) spaced apart from the second bump part(22 connected to 81, ¶0058). Regarding claim 11, Liu teaches a display device(Fig. 10) comprising: a substrate(10) including a display area(AA, Fig. 3) and a pad area(BA, Fig. 3), the pad area(BA, Fig. 3) being located around the display area(AA, Fig. 3) and adjacent to one side of the display area(AA, Fig. 3); a flexible printed circuit board(30, ¶0063) disposed in the pad area(BA, Fig. 3) on the substrate(10) and including a first bump part(31 connected to 81, ¶0058), a second bump part(22 connected to 81, ¶0058) spaced apart from the first bump part(31 connected to 81, ¶0058), a plurality of first test points(81, ¶0063) connected to the first bump part(31 connected to 81, ¶0058) and a plurality of second test points(82, ¶0063) connected to the second bump part(22 connected to 81, ¶0058); a driving integrated circuit(20, ¶0057) disposed in the pad area(BA, Fig. 3) on the substrate(10), spaced apart from the flexible printed circuit board(30, ¶0063) and including a third bump part(31 connected to 82, ¶0058) and a fourth bump part(22 connected to 81, ¶0058) spaced apart from the third bump part(31 connected to 82, ¶0058); a signal line(53, ¶0058) disposed in the pad area(BA, Fig. 3) on the substrate(10) and connecting the first bump part(31 connected to 81, ¶0058) and the third bump part(31 connected to 82, ¶0058) and connecting the second bump part(22 connected to 81, ¶0058) and the fourth bump part(22 connected to 81, ¶0058). Liu is not relied on to teach a plurality of control parts disposed in the pad area(BA, Fig. 3) on the substrate(10) and connected to the signal line(53, ¶0058). Chang teaches a display device(Fig. 2) comprising a plurality of control parts(50, ¶0059) disposed in the pad area(18) on the substrate(12) and connected to the signal line(34, ¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, to include a plurality of control parts disposed in the pad area on the substrate and connected to the signal line as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Regarding claim 12, Liu teaches the display device of claim 11, but is not relied on to teach the plurality of control parts includes: a first control part connected to the first bump part(31 connected to 81, ¶0058); a second control part connected to the second bump part(22 connected to 81, ¶0058); a third control part connected to the third bump part(31 connected to 82, ¶0058); and a fourth control part connected to the fourth bump part(22 connected to 81, ¶0058). Chang teaches a display device(Fig. 2) wherein the plurality of control parts(50, ¶0059) includes a first control part(source of 50, ¶0059) connected to the first bump part(P2, ¶0059); and a second control part(drain of 50, ¶0059) connected to the second bump part(C2, ¶0059), a third control part(source of 50, ¶0059) connected to the third bump part(P3, ¶0059); and a fourth control part(drain of 50, ¶0059) connected to the fourth bump part(C3, ¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, so that the plurality of control parts includes a first control part connected to the first bump part; and a second control part connected to the second bump part, a third control part connected to the third bump part; and a fourth control part connected to the fourth bump part as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Regarding claim 13, Liu teaches the display device of claim 11, wherein a total number of the plurality of first test points(81, ¶0063) and a total number of the plurality of second test points(82, ¶0063) each are four(Fig. 10). Regarding claim 14, Liu teaches the display device of claim 12, wherein the signal line(53, ¶0058) includes a first signal line(53, ¶0058) and a second signal line(53, ¶0058) spaced apart from the first signal line(53, ¶0058), and wherein the first signal line(53, ¶0058) connects the first bump part(31 connected to 81, ¶0058) and the third bump part(31 connected to 82, ¶0058), and the second signal line(53, ¶0058) connects the second bump part(22 connected to 81, ¶0058) and the fourth bump part(22 connected to 81, ¶0058). Regarding claim 17, Liu teaches the display device of claim 12, but is not relied on to teach each of the first, second, third and fourth control parts includes a plurality of transistors. Chang teaches a display device(Fig. 2) wherein each of the first(source of 50, ¶0059), second(drain of 50, ¶0059), third(source of 50, ¶0059) and fourth(drain of 50, ¶0059) control parts includes a plurality of transistors(50, ¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, so that each of the first, second, third and fourth control parts includes a plurality of transistors, as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Regarding claim 18, Liu teaches the display device of claim 17, but is not relied on to teach each of the plurality of transistors is a switching transistor. Chang teaches a display device(Fig. 2) wherein each of the plurality of transistors(50, ¶0059) is a switching transistor(¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, so that each of the first, second, third and fourth control parts includes a plurality of transistors, as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Regarding claim 19, Liu teaches the display device of claim 17, but is not relied on to teach the plurality of transistors included in one control part among the first, second, third and fourth control parts receive a same signal. Chang teaches a display device(Fig. 2) wherein the plurality of transistors(50, ¶0059) included in one control part(50, ¶0059) among of the first(source of 50, ¶0059), second(drain of 50, ¶0059), third(source of 50, ¶0059) and fourth(drain of 50, ¶0059) receive a same signal(¶0059). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Liu, so that the plurality of transistors included in one control part among the first, second, third and fourth control parts receive a same signal, as taught by Chang, in order to measure the bonding resistance between the bumps and the COG bonding pads(¶0059). Allowable Subject Matter Claims 5-10, 15-16 and 20 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Please see the OA of 4/29/26 for reasons for the indication of allowable subject matter. Response to Arguments Applicant's arguments filed 2/12/2026 have been fully considered but they are not persuasive. Regarding claim 1, Applicant’s argue it is respectfully submitted that Liu and Chang does not disclose a technical feature of the present application "a plurality of control parts". Specifically, a plurality of control parts CP 1, CP3 of the present application are connected to a signal line SL connecting a first bump part BP1 of a flexible printed circuit board FPC and the third bump part BP3 of a driving integrated circuit IC, and connecting the second bump part BP2 of the flexible printed circuit board FPC and the fourth bump part BP4 of the driving integrated circuit IC. The examiner respectfully submits that first switch 50 has a plurality of control parts including a source, drain, gate and gate dielectric. And thus Chang teaches a display device(Fig. 2) comprising a plurality of control parts(50, ¶0059) disposed in the pad area(18) on the substrate(12) and connected to the signal line(34, ¶0059). Applicant argues further, the first switch transistor 50 of Chang only connects the COG bonding pads C2, C3 between the COG bonding pads C2, C3.Chang does not disclose any element in which the conductive lines 34 are connected between the test pads P1, P2, P3, P4 and the bonding pads C1, C2, C3, C4. The examiner respectfully disagrees. Chang test pad P2 is connected to conductive line 34 which is connected to bonding pad C2 which is connected to states at [0059] “the second bonding pad C2 and the third bonding pad C3 are serial connected by the first switch transistor 50. When the first switch transistor is turned on, the second bonding pad C2 and the third bonding pad C3 are electrically connected to each other”. Thus Chang teaches the signal line(34, ¶0059) between the first bump part(P2, P3, ¶0059) and the second bump part(C2, C3, ¶0059). Conclusion THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LAURA DYKES whose telephone number is (571)270-3161. The examiner can normally be reached M-F 9:30 am-5 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, N. Drew Richards can be reached at 571-272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /LAURA M DYKES/Examiner, Art Unit 2892
Read full office action

Prosecution Timeline

Aug 17, 2023
Application Filed
Feb 12, 2026
Non-Final Rejection mailed — §103
Apr 29, 2026
Response Filed
Jul 17, 2026
Final Rejection mailed — §103
Sep 04, 2026
Response after Non-Final Action

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12740055
SEMICONDUCTOR DEVICE
2y 9m to grant Granted Sep 15, 2026
Patent 12733516
SEMICONDUCTOR PACKAGE WITH EXPOSED ELECTRICAL CONTACTS
3y 8m to grant Granted Sep 08, 2026
Patent 12713704
SEMICONDUCTOR DEVICE AND ESD PROTECTION DEVICE COMPRISING THE SAME
4y 0m to grant Granted Aug 18, 2026
Patent 12701872
ARRAY SUBSTRATE, HAVING AN ISOLATON PILLAR IN A HOLE BORDER AREA, PREPARATION METHOD THEREOF AND DISPLAY DEVICE
4y 11m to grant Granted Aug 04, 2026
Patent 12701715
SEMICONDUCTOR MEMORY DEVICE
2y 9m to grant Granted Aug 04, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

2-3
Expected OA Rounds
66%
Grant Probability
93%
With Interview (+26.9%)
2y 8m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 528 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month