Office Action Predictor
Application No. 18/289,315

DISPLAY DEVICE

Non-Final OA §103
Filed
Nov 02, 2023
Examiner
ARMAND, MARC ANTHONY
Art Unit
2813
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Sharp Display Technology Corporation
OA Round
1 (Non-Final)
83%
Grant Probability
Favorable
1-2
OA Rounds
2y 6m
To Grant
87%
With Interview

Examiner Intelligence

83%
Career Allow Rate
855 granted / 1031 resolved
Without
With
+4.2%
Interview Lift
avg trend
2y 6m
Avg Prosecution
39 pending
1070
Total Applications
career history

Statute-Specific Performance

§101
3.2%
-36.8% vs TC avg
§103
57.0%
+17.0% vs TC avg
§102
21.7%
-18.3% vs TC avg
§112
9.7%
-30.3% vs TC avg
Black line = Tech Center average estimate • Based on career data

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claim(s) 1,7,11-13, and 15 is/are rejected under 35 U.S.C. 103 as being unpatentable over IN US 2020/0303468 in view of Hiroyuki JP2008275967. Regarding claim 1, IN shows in FIG. 1, 2, 3B, and discloses in [0054]-[0081], a display device (display device DD) comprising: a flexible substrate layer (base layer SUB; see paragraph [0060]); a thin film transistor layer (circuit element layer DP-CL; see paragraphs [0061], [0069]-[0074]) which is provided on the flexible substrate layer; and a light emitting element layer (display element layer DP OLED) which is provided on the thin film transistor layer and in which a plurality of light emitting elements (organic light emitting diode) are arranged with respect to a plurality of sub pixels constituting a display region (display area DD-DA); wherein a frame region (non-display area DD-NDA) is provided in the periphery of the display region, a terminal part (NDA-PD) is provided to the end part of the frame region so as to extend in one direction (see fig. 3B), a chip mounting part (chip mounting area NDA-TC) is provided between the display region and the terminal part, and the chip mounting part is provided with a plurality of chip terminals (first chip pad TC-PDl, second chip pad TC-PD2) arranged in a row, and a plurality of terminal wires (data line DL) that extend parallel with each other in correspondence with the plurality of chip terminals and are electrically connected to the plurality of chip terminals, respectively. In differs from the claimed invention because he does not explicitly disclose a device whether in the chip mounting part, with respect to at least one of the plurality of chip terminals, a chip support body is provided for each terminal wire so as to overlap the terminal wire corresponding to the chip terminal or the extension line of the terminal wire. Hiroyuki discloses (in particular, paragraph [0029]-[0033], fig. 3) a semiconductor element mounting part 98 of an element substrate jutting out portion 60T, wherein terminals 14a, 14b to which the semiconductor element output-side bumps are electrically connected are disposed in two rows in a staggered manner, and a cover member 15 (corresponding to the "chip support body" of the invention as in claim 1) made of an insulating material is formed between the terminal 14a and terminal 14b so as to cover the wirings 11 and 13 disposed between the terminals, thereby preventing the occurrence of short circuit between the terminal 14a and wiring 11 and between the terminal 14b and the wiring 13. Hiroyuki is evidence that ordinary workers skilled in the art would find reasons, suggestions or motivations to modify the device of In. Therefore, at the time the invention was made; It would have been prima facie obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to use the teaching of Hiroyuki in the device of In because it will prevent the occurrence of a short circuit between terminals in a mounting portion [0008]. Additionally, the "chip mounting part" of the invention disclosed in In and the mounting part 98 of the invention disclosed in Hiroyuki both share the common function of being a mounting portion of a drive IC of a display device, and preventing the occurrence of a short circuit between terminals in a mounting portion is a common problem. Thus, in the invention disclosed in In, in order to solve said problem, employing the configuration of the invention disclosed in Hiroyuki so that "chip terminals" are disposed in a staggered manner and a cover member is formed for each wiring between the terminals arranged in a row, thereby arriving at the configurations of differences 1 and 2 is a matter that could easily have been achieved by a person skilled in the art. Regarding claim 7, IN in view of Hiroyuki discloses in paragraph [0029]-[0033], FIG. 3, a display device wherein the chip support body (a cover member 15 corresponding to the "chip support body") is provided for each chip terminal. Regarding claim 11, IN in view of Hiroyuki discloses a display device wherein in the chip mounting portion (98), an integrated circuit chip is mounted via an anisotropic conductive film [0003]. Hiroyuki is evidence that ordinary workers skilled in the art would find reasons, suggestions or motivations to modify the device of In. Therefore, at the time the invention was made; It would have been prima facie obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to use the teaching of Hiroyuki in the device of In because it will prevent the occurrence of a short circuit between terminals in a mounting portion [0008]. Regarding claim 12, IN in view of Hiroyuki discloses a display device wherein on a back surface of the integrated circuit chip, a plurality of bumps [0030] are provided corresponding to the plurality of chip terminals, respectively, the anisotropic conductive film [0003] includes conductive particles, and the plurality of bumps and the plurality of chip terminals are electrically connected via the conductive particles, respectively [0030]. Hiroyuki is evidence that ordinary workers skilled in the art would find reasons, suggestions or motivations to modify the device of In. Therefore, at the time the invention was made; It would have been prima facie obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to use the teaching of Hiroyuki in the device of In because it will prevent the occurrence of a short circuit between terminals in a mounting portion [0008]. Regarding claim 13, IN in view of Hiroyuki discloses a display device wherein in the terminal portion(101,102,103,104)[0122], a flexible printed circuit is mounted [0053]. Regarding claim 15, IN in view of Hiroyuki discloses a display device wherein the plurality of LED elements are organic electroluminescence elements [0058]. Claim(s) 8 is/are rejected under 35 U.S.C. 103 as being unpatentable over IN in view of Hiroyuki as applied to claims 1,7,11-13, and 15, and further in view of Moh et al., (Moh) US 2015/0187803. Regarding claim 8, IN in view of Hiroyuki discloses [0054]-[0081 a display device wherein the chip mounting portion (98) is provided with, as the plurality of output terminals (14a,14b). IN in view of Hiroyuki differs from the claimed invention because he does not explicitly disclose a device a plurality of first output terminals arranged in a row on a side of the display region, a plurality of second output terminals arranged in a rowon a side of the terminal portion, and a plurality of third output terminals arranged in a row between the plurality of first output terminals and the plurality of second output terminals, and the plurality of first output terminals, the plurality of third output terminals, and the plurality of second output terminals are repeatedly arranged along long sides of the chip mounting portion in order of the first output terminal, the third output terminal, and the second output terminal. Moh discloses [0055-059] and shows in FIG. 2, plurality of first output terminals (301) arranged in a row on a side of the display region, a plurality of second output terminals (302) arranged in a rowon a side of the terminal portion, and a plurality of third output terminals (303) arranged in a row between the plurality of first output terminals and the plurality of second output terminals, and the plurality of first output terminals, the plurality of third output terminals, and the plurality of second output terminals are repeatedly arranged along long sides of the chip mounting portion in order of the first output terminal, the third output terminal, and the second output terminal [0055-059] and shows in FIG. 2. Moh is evidence that ordinary workers skilled in the art would find reasons, suggestions or motivations to modify the device of IN in view of Hiroyuki. Therefore, at the time the invention was made; It would have been prima facie obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to use the teaching of Moh in the device of IN in view of Hiroyuki because it will provide a display panel capable of improving an electrical contacting characteristic of the device [0009]. Claim(s) 14 is/are rejected under 35 U.S.C. 103 as being unpatentable over IN in view of Hiroyuki as applied to claims 1,7,11-13, and 15, and further in view of Ohara US 2016/0043340. Regarding claim 14, IN in view of Hiroyuki differs from the claimed invention because he does not explicitly disclose a sealing film provided covering the light-emitting element layer, the sealing film including a first inorganic sealing film, an organic sealing film, and a second inorganic sealing film layered in order. Ohara discloses [0047] a sealing film provided covering the light-emitting element layer, the sealing film (33) including a first inorganic sealing film, an organic sealing film, and a second inorganic sealing film layered in order (L1-L3). Ohara is evidence that ordinary workers skilled in the art would find reasons, suggestions or motivations to modify the device of IN in view of Hiroyuki. Therefore, at the time the invention was made; It would have been prima facie obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to use the teaching of Ohara in the device of IN in view of Hiroyuki because it will improve the characteristics of the sealing film [0007]. Allowable Subject Matter Claims 2-6,9,10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to MARC-ANTHONY ARMAND whose telephone number is (571)272-5178. The examiner can normally be reached 8am-5pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven B Gauthier can be reached at 571-270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. MARC - ANTHONY ARMAND Examiner Art Unit 2813 /MARC-ANTHONY ARMAND/Examiner, Art Unit 2813 /SUE A PURVIS/Supervisory Patent Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Nov 02, 2023
Application Filed
Jan 02, 2026
Non-Final Rejection — §103
Mar 03, 2026
Response after Non-Final Action
Mar 03, 2026
Response Filed
Mar 25, 2026
Response Filed
Mar 26, 2026
Response Filed

Precedent Cases

Applications granted by this same examiner with similar technology. Study what changed to get past this examiner.

Patent 12597769
ELECTROSTATIC DISCHARGE PROTECTION DEVICE
2y 5m to grant Granted Apr 07, 2026
Patent 12593686
POWER ELECTRONICS MODULE
2y 5m to grant Granted Mar 31, 2026
Patent 12564071
LASER ABLATION SURFACE TREATMENT FOR MICROELECTRONIC ASSEMBLY
2y 5m to grant Granted Feb 24, 2026
Patent 12557678
WIRELESS TRANSISTOR OUTLINE PACKAGE STRUCTURE
2y 5m to grant Granted Feb 17, 2026
Patent 12228678
ELECTRONIC DEVICE, METHOD FOR CONTROLLING ELECTRONIC DEVICE, AND ELECTRONIC DEVICE CONTROL PROGRAM
2y 5m to grant Granted Feb 18, 2025

AI Strategy Recommendation

Click below to generate an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
83%
Grant Probability
87%
With Interview (+4.2%)
2y 6m
Median Time to Grant
Low
PTA Risk
Based on 1031 resolved cases by this examiner