Prosecution Insights
Last updated: October 02, 2026
Application No. 18/381,889

PROBING PAD DESIGN IN SCRIBE LINE FOR FLIP CHIP PACKAGE

Non-Final OA §112
Filed
Oct 19, 2023
Priority
Mar 31, 2023 — divisional of 18/129,204
Examiner
MULERO FLORES, ERIC MANUEL
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
NANYA TECHNOLOGY Corporation
OA Round
3 (Non-Final)
83%
Grant Probability
Favorable
3-4
OA Rounds
4m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allowance Rate
60 granted / 72 resolved
+15.3% vs TC avg
Strong +16% interview lift
Without
With
+16.4%
Interview Lift
resolved cases with interview
Typical timeline
3y 3m
Avg Prosecution
31 currently pending
Career history
106
Total Applications
across all art units

Statute-Specific Performance

§103
59.3%
+19.3% vs TC avg
§102
22.7%
-17.3% vs TC avg
§112
16.9%
-23.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 72 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/11/2026 has been entered. Response to Amendment Applicant's amendments filed 7/11/2026 have been entered and considered. The amendments to claims 1, 4-6, and 9 are acknowledged. Claim Rejections - 35 USC § 112 Claims 1-9 rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1 recites “a plurality of die regions, disposed on a semiconductor wafer”, “a scribe line region,” disposed between the plurality of die regions”, “a plurality of metal wires disposed on the top surface of each die region and the second top surface of the scribe line region”, and “wherein a center of each circuit probing pad is disposed on a center line of the scribe line region”. These limitations are directed to a particular semiconductor structure before any dicing of the semiconductor wafer takes place. Meanwhile, the limitations “wherein the scribe line region is diced to define a kerf scribe line portion and a remaining scribe line portion”, wherein each of the circuit probing pads has a kerf portion disposed on the kerf scribe line portion of the scribe line region and a remaining circuit probing pad disposed on the remaining scribe line portion of the scribe line region”, “remaining circuit probing pads”, and “a substrate having a first side facing the scribe line region and an opposed second side; a substrate metal wire formed through the substrate to place the substrate metal wire on the first side and the second side of the substrate; and a solder ball disposed on the second side of the substate and electrically connected to the substrate metal wire thereon, wherein the solder ball is electrically connected to at least one of the bump pads” are directed to a semiconductor structure where the semiconductor wafer has been singulated and individual die regions have been bonded to a substrate. If the claimed structure is in the intermediate process step, there are no kerf regions, remaining portions of circuit probing pads, nor substrates with metal wires. If the claimed structure is in the final step, there are no longer any scribe line regions or a semiconductor wafer. The claimed device is not clearly defined. Claims 2-9 are rejected based on their dependency on claim 1. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERIC MULERO FLORES whose telephone number is (571)270-0070. The examiner can normally be reached Mon-Fri 8am-5pm (typically). Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Julio Maldonado can be reached at (571)272-1864. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ERIC MANUEL MULERO FLORES/Examiner, Art Unit 2898 /JULIO J MALDONADO/Supervisory Patent Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Oct 19, 2023
Application Filed
Mar 20, 2026
Non-Final Rejection mailed — §112
Apr 13, 2026
Response Filed
Jun 05, 2026
Final Rejection mailed — §112
Jul 11, 2026
Request for Continued Examination
Jul 16, 2026
Response after Non-Final Action
Sep 09, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751069
MANUFACTURING METHOD OF SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE
4y 0m to grant Granted Sep 29, 2026
Patent 12740484
RADIANT SUBSTRATE HEATING FOR THERMOCOMPRESSIVE BONDING AND APPARATUS FOR IMPLEMENTING THE SAME
3y 4m to grant Granted Sep 15, 2026
Patent 12733202
TRANSISTOR
3y 8m to grant Granted Sep 08, 2026
Patent 12733307
LIGHT-EMITTING DEVICE AND MANUFACTURING METHOD THEREOF
3y 4m to grant Granted Sep 08, 2026
Patent 12707703
SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING THE SAME
3y 2m to grant Granted Aug 11, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
83%
Grant Probability
99%
With Interview (+16.4%)
3y 3m (~4m remaining)
Median Time to Grant
High
PTA Risk
Based on 72 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month