Prosecution Insights
Last updated: April 19, 2026
Application No. 18/402,718

HIGH VOLTAGE AND HIGH CURRENT SUPER SWITCH

Non-Final OA §103
Filed
Jan 02, 2024
Examiner
AHMED, SHAHED
Art Unit
2813
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Halliburton Energy Services, Inc.
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
2y 1m
To Grant
91%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allow Rate
866 granted / 955 resolved
+22.7% vs TC avg
Minimal +0% lift
Without
With
+0.0%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
45 currently pending
Career history
1000
Total Applications
across all art units

Statute-Specific Performance

§101
1.8%
-38.2% vs TC avg
§103
50.9%
+10.9% vs TC avg
§102
22.0%
-18.0% vs TC avg
§112
19.8%
-20.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 955 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION This action is responsive to application No. 18402718 filed on 01/02/2024. Information Disclosure Statement Acknowledgment is made of Applicant’s Information Disclosure Statement (IDS) form PTO-1449. These IDS has been considered. Priority Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file. Allowable subject matter Claims 2-3, 9-11 are objected to as being dependent upon a rejected base claim (independent claims 1 & 8), but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is an examiner’s statement of reasons for allowance: The closest prior art known to the Examiner is listed on the PTO 892 forms of record. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Uhlig et al. (US 2023/0326820). With respect to dependent claim 2, the cited prior art does not anticipate or make obvious, inter alia, the step of: “further comprising a plurality of metal inserts, each metal insert positioned between a respective one of the plurality of semiconductor devices and the substrate, the metal insert having phase changing properties”. With respect to dependent claim 3, the cited prior art does not anticipate or make obvious, inter alia, the step of: “further comprising one or heat pipes embedded within the electrically non-conductive substrate”. With respect to dependent claim 9, the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein each pulse switching module further comprises a plurality of metal inserts, each metal insert positioned between a respective one of the plurality of semiconductor devices and the substrate, the metal insert having phase changing properties”. With respect to dependent claims 10-11, the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein each pulse switching module further comprises one or heat pipes embedded within the electrically non-conductive substrate”. Claims 16-20 are allowed. The following is an examiner' s statement of reasons for allowance: Claims 16-20: The primary reason for the allowance of the claims is the inclusion of the limitation “A pulse power drilling assembly, comprising: a controller; one or more primary capacitors; a pulse transformer”, in all of the claims in combination with the remaining features of independent claim 16. Uhlig et al. (US 2023/0326820) a pulse switching system, comprising: one or more pulse switching modules (Fig. 1, element 100, additionally this is an intended use recitation that does not structurally distinguish over prior art), each pulse switching module comprising: a baseplate (Fig. 1, element 116, paragraph 0015); an electrically non-conductive substrate (Fig. 1, element 106, paragraph 0011); an adhesive (Fig. 1, element 120, paragraph 0015 discloses an adhesive) applied between the baseplate and the substrate; a plurality of semiconductor devices (Fig. 1, element 108, paragraph 0011) arranged in series with respect to one another on the substrate, the plurality of semiconductor devices having wide band gap properties (paragraph 0050); and an encapsulant material (Fig. 1, element 126, paragraph 0018) deposited over the plurality of semiconductor devices and the substrate. Uhlig et al. do not explicitly disclose the adhesive being a thermally conductive material. Alcoe et al. (US 2008/0237840) teach an adhesive to comprise of thermally conductive material (paragraph 0039-0042). It would have been obvious to one of ordinary skill in the art before the effective filling date of the invention to modify the teachings of Uhlig et al. according to the teachings of Alcoe et al. with the motivation to optimize heat dissipation. However, Uhlig et al. modified by Alcoe et al. do not teach or render obvious the above-quoted features recited in independent claim 16. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1, 4-8, 12-15 are rejected under 35 U.S.C. 103 as being unpatentable over Uhlig et al. (US 2023/0326820) in view of Alcoe et al. (US 2008/0237840). Regarding Independent claim 1, Uhlig et al. teach a pulse switching module (Fig. 1, element 100, additionally this is an intended use recitation that does not structurally distinguish over prior art), comprising: a baseplate (Fig. 1, element 116, paragraph 0015); an electrically non-conductive substrate (Fig. 1, element 106, paragraph 0011); an adhesive (Fig. 1, element 120, paragraph 0015 discloses an adhesive) applied between the baseplate and the substrate; a plurality of semiconductor devices (Fig. 1, element 108, paragraph 0011) arranged in series with respect to one another on the substrate, the plurality of semiconductor devices having wide band gap properties (paragraph 0050); and an encapsulant material (Fig. 1, element 126, paragraph 0018) deposited over the plurality of semiconductor devices and the substrate. Uhlig et al. do not explicitly disclose the adhesive being a thermally conductive material. Alcoe et al. teach an adhesive to comprise of thermally conductive material (paragraph 0039-0042). It would have been obvious to one of ordinary skill in the art before the effective filling date of the invention to modify the teachings of Uhlig et al. according to the teachings of Alcoe et al. with the motivation to optimize heat dissipation. Regarding claim 4, Uhlig et al. teach wherein each semiconductor device comprises one of a wide bandgap MOSFET, JFET, GTO, IGBT, or thyristor (paragraph 0013). Regarding claim 5, Uhlig et al. teach wherein each semiconductor device comprises a wide bandgap diode (paragraph 0013, 0050). Regarding claim 6, Uhlig et al. teach wherein the encapsulant material comprises a silicone encapsulant (paragraph 0018). Regarding claim 7, Uhlig et al. teach further comprising one or more control wires electrically coupling the pulse switching module with a controller (paragraph 0013). Regarding Independent claim 8, Uhlig et al. teach a pulse switching system, comprising: one or more pulse switching modules (Fig. 1, element 100, additionally this is an intended use recitation that does not structurally distinguish over prior art), each pulse switching module comprising: a baseplate (Fig. 1, element 116, paragraph 0015); an electrically non-conductive substrate (Fig. 1, element 106, paragraph 0011); an adhesive (Fig. 1, element 120, paragraph 0015 discloses an adhesive) applied between the baseplate and the substrate; a plurality of semiconductor devices (Fig. 1, element 108, paragraph 0011) arranged in series with respect to one another on the substrate, the plurality of semiconductor devices having wide band gap properties (paragraph 0050); and an encapsulant material (Fig. 1, element 126, paragraph 0018) deposited over the plurality of semiconductor devices and the substrate. Uhlig et al. do not explicitly disclose the adhesive being a thermally conductive material. Alcoe et al. teach an adhesive to comprise of thermally conductive material (paragraph 0039-0042). It would have been obvious to one of ordinary skill in the art before the effective filling date of the invention to modify the teachings of Uhlig et al. according to the teachings of Alcoe et al. with the motivation to optimize heat dissipation. Regarding claim 12, Uhlig et al. teach wherein each semiconductor device comprises one of a wide bandgap MOSFET, JFET, GTO, IGBT, or thyristor (paragraph 0013). Regarding claim 13, Uhlig et al. teach wherein the encapsulant material comprises a silicone encapsulant (paragraph 0018). Regarding claim 14, Uhlig et al. teach further comprising one or more control wires electrically coupling the pulse switching modules with one another and with a controller (paragraph 0013). Regarding claim 15, Uhlig et al. teach wherein the plurality of semiconductor devices of a first one of the one or more pulse switching modules are further arranged in parallel with respect to a second one of the one or more pulse switching modules (The exact positioning of the semiconductor devices is a design choice that a person skilled in the art could set as appropriate taking into consideration the design parameters and the like. See In re Japikse, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950)). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SHAHED AHMED whose telephone number is (571)272-3477. The examiner can normally be reached M-F 9-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Gauthier can be reached on 571-270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SHAHED AHMED/ Primary Examiner, Art Unit 2813
Read full office action

Prosecution Timeline

Jan 02, 2024
Application Filed
Feb 18, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604673
JOSEPHSON JUNCTION DEVICE AND METHOD OF MAKING THE SAME
2y 5m to grant Granted Apr 14, 2026
Patent 12604589
DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
2y 5m to grant Granted Apr 14, 2026
Patent 12604498
MEMORY DEVICE
2y 5m to grant Granted Apr 14, 2026
Patent 12604502
NANOCHANNEL GALLIUM NITRIDE-BASED DEVICE AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Apr 14, 2026
Patent 12598762
METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH LOCAL ISOLATION AND A SEMICONDUCTOR DEVICE WITH LOCAL ISOLATION
2y 5m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
91%
With Interview (+0.0%)
2y 1m
Median Time to Grant
Low
PTA Risk
Based on 955 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month