Prosecution Insights
Last updated: July 17, 2026
Application No. 18/405,844

STRUCTURE INTEGRATED WITH OPTICAL INTERFACE ENGINE

Non-Final OA §112
Filed
Jan 05, 2024
Priority
Sep 07, 2023 — provisional 63/581,020
Examiner
HOQUE, MOHAMMAD M
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company, Ltd.
OA Round
1 (Non-Final)
85%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
627 granted / 737 resolved
+17.1% vs TC avg
Moderate +9% lift
Without
With
+9.2%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 2m
Avg Prosecution
43 currently pending
Career history
777
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
86.4%
+46.4% vs TC avg
§102
8.0%
-32.0% vs TC avg
§112
4.4%
-35.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 737 resolved cases

Office Action

§112
DETAILED ACTION Examiner’s Note In the case of amending the claimed invention, Applicant is respectfully requested to indicate the portion(s) of the specification which dictate(s) the structure relied on for proper interpretation and also to verify and ascertain the metes and bounds of the claimed invention. Election/Restrictions Applicant’s election without traverse of Invention II (method of making semiconductor device), reflected in claims 15-34 in the reply filed on 04/24/2026 is acknowledged. Claims 1-14 are cancelled. Claim Notes Claim 21, line 2 is being suggested to be modified as below to correct a minor grammatical error: 21. A method comprising: bonding a first semiconductor die to a first plurality of conductive connectors on a surface of a redistribution structure; Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claim 29 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, or for pre-AIA the applicant regards as the invention. Claim 29 recites “wherein a the optical device is spaced apart from the sidewall of the first molding compound by a gap”. There is antecedent issue in this limitation of the instant claim. For examination purpose, the limitataion will be considered as, “wherein optical device is spaced apart from the sidewall of the first molding compound by a gap” Allowable Subject Matter Claims 15-28 and 30-34 are allowed. Claim 29 will be allowed after withdrawal of the above 35 U.S.C. 112(b) rejection. Regarding independent claim 15, 21 and 28, the applicant has sufficiently claimed and defined a manufacturing method of a semiconductor device, whereby the prior arts of record and to the examiner's knowledge do not teach or render obvious, at least to the skilled artisan, the instant invention regarding the manufacturing method comprising: forming a second group of connectors on a second side of an interconnect/redistribution structure, forming an encapsulant layer over the second group of connectors, removing a part of the encapsulant layer to expose the second group of connectors, coupling an optical interface engine/device to the second group of connectors. The closest prior art of record, Winzer et al. (US 20240097796 A1, figs. 29-31) teaches a method comprising steps: coupling a semiconductor device (802) to a redistribution structure (986), forming an encapsulant layer (1004) over the redistribution structure (986), removing a part of the encapsulant layer (1004, ¶ [0393]), coupling a fiber optic connector to an active layer, but fails to teach, to expose a group of connectors and coupling an optical interface engine/device to the exposed group of connectors. None of the prior arts of record, either singularly or in combination, can be used to modify the device of Winzer et al. to teach the above missing feature with obvious motivation or without breaking the device of Winzer et al. Claims 16-20, 22-27 and 29-34 are also allowed as they depend on the allowed independent claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to MOHAMMAD M HOQUE whose telephone number is (571)272-6266 and email address is mohammad.hoque@uspto.gov. The examiner can normally be reached 9AM-7PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Kretelia Graham can be reached on (571) 272-5055. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /MOHAMMAD M HOQUE/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Jan 05, 2024
Application Filed
Jun 29, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684808
SEMICONDUCTOR DEVICE INCLUDING A TRENCH GATE TYPE MOSFET AND METHOD OF MANUFACTURING THE SAME
3y 7m to grant Granted Jul 14, 2026
Patent 12684827
SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME WITH DOPING REGIONS HAVING DIFFERENT CONDUCTIVITY TYPES
3y 5m to grant Granted Jul 14, 2026
Patent 12666670
SEMICONDUCTOR DEVICE AND METHOD FOR THE SAME
3y 3m to grant Granted Jun 23, 2026
Patent 12666711
STACKED HYBRID TFET AND MOSFET
3y 1m to grant Granted Jun 23, 2026
Patent 12660260
REDUCING CHANNEL STRUCTURE TIP DAMAGE DURING SPACER DEPOSITION
4y 4m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
85%
Grant Probability
94%
With Interview (+9.2%)
2y 2m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 737 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month