Prosecution Insights
Last updated: July 17, 2026
Application No. 18/431,115

EDGE TERMINATION USING IMPLANT DAMAGE

Non-Final OA §102§103§112
Filed
Feb 02, 2024
Examiner
VU, VU A
Art Unit
2897
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Wolfspeed Inc.
OA Round
1 (Non-Final)
92%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allowance Rate
1241 granted / 1344 resolved
+24.3% vs TC avg
Moderate +7% lift
Without
With
+6.6%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 10m
Avg Prosecution
41 currently pending
Career history
1376
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
76.5%
+36.5% vs TC avg
§102
13.4%
-26.6% vs TC avg
§112
6.9%
-33.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1344 resolved cases

Office Action

§102 §103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 11 and 30 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 11 recites the limitation “the aluminum ions are implanted…” There is insufficient antecedent basis for the limitation “the aluminum ions” in the claim. For the purpose of compact prosecution, the examiner assumes claim 11 is dependent from claim 9. Claim 30 recites the limitation “the aluminum ions are implanted…” There is insufficient antecedent basis for the limitation “the aluminum ions” in the claim. For the purpose of compact prosecution, the examiner assumes claim 30 is dependent from claim 28. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-2, 4-5, 7-8, 12-17, 20-21, 23-24, 26-27, and 31-38 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Vobecky (U.S. Patent No. 10,115,834). Regarding to claim 1, Vobecky discloses a semiconductor device (Fig. 1, Fig. 20), comprising: a semiconductor substrate having a first conductivity type (Fig. 20, element 1); and a drift layer on the semiconductor substrate (Fig. 20, element 2; column 7, lines 43); wherein the semiconductor device comprises an active region (Fig. 20, element 10) and an edge termination region (Fig. 20, element 12) adjacent at least a portion of the active region; wherein the edge termination region comprises a damage region in the drift layer that is formed by implantation of electrically active ions into the drift layer (Fig. 20, column 8, lines 35-38, ion implantation bombards the crystal lattices and damages them). Regarding to claim 2, Vobecky discloses the implantation of electrically active ions generates crystal lattice damage to the drift layer (Fig. 20, ion implantation bombards the crystal lattices and damages them). Regarding to claim 4, Vobecky discloses the first conductivity type comprises a n-type conductivity (Fig. 20). Regarding to claim 5, Vobecky discloses the semiconductor substrate comprises one of silicon carbide (SiC), zinc oxide, gallium oxide, or gallium nitride (column 3, lines 43). Regarding to claim 7, Vobecky discloses the edge termination region is formed without annealing at a temperature greater than 1000 degrees Fahrenheit (column 9, lines 15-17). Regarding to claim 8, Vobecky discloses the edge termination region is formed without annealing at a temperature greater than 1500 degrees Fahrenheit (column 9, lines 31-33). Regarding to claim 12, Vobecky discloses a metal contact on the drift layer that is adjacent the active region of the semiconductor device (Fig. 1, element 50; column 4, line 3). Regarding to claim 13, Vobecky discloses the metal contact is further adjacent a portion of the edge termination region (Fig. 1, element 6; column 4, line 14). Regarding to claim 14, Vobecky discloses a passivation layer on the drift layer and is adjacent a portion of the edge termination region (Fig. 15, element 39; column 4, lines 34-35). Regarding to claim 15, Vobecky discloses a plurality of damage regions in the drift layer beneath the metal contact (Fig. 1, the implanted regions in the drift layer beneath the metal contact, as said, implantations caused damages to the crystal structure). Regarding to claim 16, Vobecky discloses the plurality of damage regions are in contact with the metal contact (Fig. 1, the implanted regions are in contact with the metal contact). Regarding to claim 17, Vobecky discloses the damage region comprises a region having un-annealed crystal lattice damage due to ion implantation (Fig. 20, the implanted regions is damaged after being implanted and before being annealed). Regarding to claim 20, Vobecky discloses a method of forming a semiconductor device, comprising: providing a semiconductor substrate having a first conductivity type (Fig. 20, element 1); forming a drift layer on the semiconductor substrate (Fig. 20, element 2; column 7, lines 43); and implanting electrically active ions into the drift layer to form an edge termination region in the drift layer adjacent at least a portion of an active region of the semiconductor device (Fig. 20, column 8, lines 35-38). Regarding to claim 21, Vobecky discloses implanting the electrically active ions generates crystal lattice damage to the drift layer (Fig. 20, ion implantation bombards the crystal lattices and damages them). Regarding to claim 23, Vobecky discloses the first conductivity type comprises a n-type conductivity (Fig. 20). Regarding to claim 24, Vobecky discloses the semiconductor substrate comprises one of silicon carbide (SiC), zinc oxide, gallium oxide, or gallium nitride (column 3, lines 43). Regarding to claim 26, Vobecky discloses the edge termination region is formed without being heated to a temperature greater than 1000 degrees Fahrenheit after implantation of the electrically active ions (column 9, lines 15-17). Regarding to claim 27, Vobecky discloses the edge termination region is formed without being heated to a temperature greater than 1500 degrees Fahrenheit after implantation of the electrically active ions (column 9, lines 31-33). Regarding to claim 31, Vobecky discloses forming an implant mask on the drift layer prior to implantation of the electrically active ions (Fig. 20, element 5). Regarding to claim 32, Vobecky discloses forming a metal contact on the drift layer after implantation of the electrically active ions, wherein the metal contact is adjacent the active region of the semiconductor device (Fig. 1, element 50; column 4, line 3). Regarding to claim 33, Vobecky discloses the metal contact is further adjacent a portion of the edge termination region (Fig. 1, element 6; column 4, line 14). Regarding to claim 34, Vobecky discloses forming a passivation layer on the drift layer and is adjacent a portion of the edge termination region (Fig. 15, element 39; column 4, lines 34-35). Regarding to claim 35, Vobecky discloses forming a plurality of damage regions in the drift layer beneath the metal contact (Fig. 1, the implanted regions in the drift layer beneath the metal contact, as said, implantations caused damages to the crystal structure) Regarding to claim 36, Vobecky discloses the plurality of damage regions are in contact with the metal contact (Fig. 1, the implanted regions are in contact with the metal contact). Regarding to claim 37, Vobecky discloses the semiconductor device is formed without being heated to a temperature greater than 1000 degrees Fahrenheit following implantation of the electrically active ions to form the edge termination layer (column 9, lines 15-17). Regarding to claim 38, Vobecky discloses the semiconductor device is formed without being heated to a temperature greater than 1500 degrees Fahrenheit following implantation of the electrically active ions to form the edge termination layer (column 9, lines 31-33). Claims 1-9, 12, 17, 20-28, 31, and 37-38 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Zhang et al. (U.S. Patent No. 9,318,623). Regarding to claim 1, Zhang discloses a semiconductor device, comprising: a semiconductor substrate having a first conductivity type (Fig. 11, element 114); and a drift layer on the semiconductor substrate (Fig. 11, element 112); wherein the semiconductor device comprises an active region and an edge termination region adjacent at least a portion of the active region (Fig. 11, column 7, lines 49-54); wherein the edge termination region comprises a damage region in the drift layer that is formed by implantation of electrically active ions into the drift layer (Fig. 11, column 11, lines 12-15, ion implantation bombards the crystal lattices and damages them). Regarding to claim 2, Zhang discloses the implantation of electrically active ions generates crystal lattice damage to the drift layer (Fig. 11, ion implantation bombards the crystal lattices and damages them). Regarding to claim 3, Zhang discloses crystal lattice damage forms a junction-less edge termination region (Fig. 11). Regarding to claim 4, Zhang discloses the first conductivity type comprises a n-type conductivity (column 7, line 31). Regarding to claim 5, Zhang discloses the semiconductor substrate comprises one of silicon carbide (SiC), zinc oxide, gallium oxide, or gallium nitride (column 6, lines 35). Regarding to claim 6, Zhang discloses the semiconductor substrate comprises SiC, the semiconductor substrate comprises one of 4H-SiC or 6H-SiC (column 4, lines 24-26). Regarding to claim 7, Zhang discloses the edge termination region is formed without annealing at a temperature greater than 1000 degrees Fahrenheit (no anneal is disclosed). Regarding to claim 8, Zhang discloses the edge termination region is formed without annealing at a temperature greater than 1500 degrees Fahrenheit (no anneal is disclosed). Regarding to claim 9, Zhang discloses electrically active ions comprise aluminum ions (column 1, lines 28-29). Regarding to claim 12, Zhang discloses a metal contact on the drift layer that is adjacent the active region of the semiconductor device (Fig. 5A, element 132; column 7, line 29). Regarding to claim 17, Zhang discloses the damage region comprises a region having un-annealed crystal lattice damage due to ion implantation (Fig. 11, the implanted regions is damaged after being implanted and before being annealed). Regarding to claim 20, Zhang discloses a method of forming a semiconductor device, comprising: providing a semiconductor substrate having a first conductivity type (Fig. 11, element 114); and forming a drift layer on the semiconductor substrate (Fig. 11, element 112); implanting electrically active ions into the drift layer to form an edge termination region in the drift layer adjacent at least a portion of an active region of the semiconductor device (Fig. 11, column 11, lines 12-15). Regarding to claim 21, Zhang discloses implanting the electrically active ions generates crystal lattice damage to the drift layer (Fig. 11, ion implantation bombards the crystal lattices and damages them). Regarding to claim 22, Zhang discloses the crystal lattice damage forms a junction-less edge termination region (Fig. 11). Regarding to claim 23, Zhang discloses the first conductivity type comprises a n-type conductivity (column 7, line 31). Regarding to claim 24, Zhang discloses the semiconductor substrate comprises one of silicon carbide (SiC), zinc oxide, gallium oxide, or gallium nitride (column 6, lines 35). Regarding to claim 25, Zhang discloses the semiconductor substrate comprises SiC, the semiconductor substrate comprises one of 4H-SiC or 6H-SiC (column 4, lines 24-26). Regarding to claim 26, Zhang discloses the edge termination region is formed without being heated to a temperature greater than 1000 degrees Fahrenheit after implantation of the electrically active ions (no anneal is disclosed). Regarding to claim 27, Zhang discloses the edge termination region is formed without being heated to a temperature greater than 1500 degrees Fahrenheit after implantation of the electrically active ions (no anneal is disclosed). Regarding to claim 28, Zhang discloses electrically active ions comprise aluminum ions (column 1, lines 28-29). Regarding to claim 31, Zhang discloses forming an implant mask on the drift layer prior to implantation of the electrically active ions (Fig. 5A, element 132; column 7, line 29). Regarding to claim 37, Zhang discloses the semiconductor device is formed without being heated to a temperature greater than 1000 degrees Fahrenheit following implantation of the electrically active ions to form the edge termination layer (no anneal is disclosed). Regarding to claim 38, Zhang discloses the semiconductor device is formed without being heated to a temperature greater than 1500 degrees Fahrenheit following implantation of the electrically active ions to form the edge termination layer (no anneal is disclosed). Claims 1-5, 12, 14-15, 17, 20-24, 31, and 31-35 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Brandt et al. (U.S. Patent No. 11,094,779). Regarding to claim 1, Brandt discloses a semiconductor device (Figs. 1-6), comprising: a semiconductor substrate having a first conductivity type (Figs. 5-6, element 3); and a drift layer on the semiconductor substrate (Figs. 5-6, element 1); wherein the semiconductor device comprises an active region (Figs. 5-6, element 110) and an edge termination region (Figs. 5-6, element 120) adjacent at least a portion of the active region; wherein the edge termination region comprises a damage region in the drift layer that is formed by implantation of electrically active ions into the drift layer (Figs. 5-6, column 14, lines 28-37, ion implantation bombards the crystal lattices and damages them). Regarding to claim 2, Brandt discloses the implantation of electrically active ions generates crystal lattice damage to the drift layer (Fig. 6B, ion implantation bombards the crystal lattices and damages them). Regarding to claim 3, Brandt discloses the crystal lattice damage forms a junction-less edge termination region (Fig. 6B; column 14, lines 35-37). Regarding to claim 4, Brandt discloses the first conductivity type comprises a n-type conductivity (Fig. 6B). Regarding to claim 5, Brandt discloses the semiconductor substrate comprises one of silicon carbide (SiC), zinc oxide, gallium oxide, or gallium nitride (column 6, lines 1-3). Regarding to claim 12, Brandt discloses a metal contact on the drift layer that is adjacent the active region of the semiconductor device (Fig. 2, element 10). Regarding to claim 14, Brandt discloses a passivation layer on the drift layer and is adjacent a portion of the edge termination region (Fig. 2B, element 7). Regarding to claim 15, Brandt discloses a plurality of damage regions in the drift layer beneath the metal contact (Fig. 6B, the implanted regions in the drift layer beneath the metal contact, as said, implantations caused damages to the crystal structure). Regarding to claim 17, Brandt discloses the damage region comprises a region having un-annealed crystal lattice damage due to ion implantation (Fig. 20, the implanted regions is damaged after being implanted and before being annealed). Regarding to claim 20, Brandt discloses a method of forming a semiconductor device, comprising: providing a semiconductor substrate having a first conductivity type (Figs. 5-6, element 3); forming a drift layer on the semiconductor substrate (Figs. 5-6, element 1); and implanting electrically active ions into the drift layer to form an edge termination region in the drift layer adjacent at least a portion of an active region of the semiconductor device (Figs. 5-6, column 14, lines 28-37). Regarding to claim 21, Brandt discloses implanting the electrically active ions generates crystal lattice damage to the drift layer (Fig. 6B, ion implantation bombards the crystal lattices and damages them). Regarding to claim 22, Brandt discloses the crystal lattice damage forms a junction-less edge termination region (Fig. 6B; column 14, lines 35-37). Regarding to claim 23, Brandt discloses the first conductivity type comprises a n-type conductivity (Fig. 6B). Regarding to claim 24, Brandt discloses the semiconductor substrate comprises one of silicon carbide (SiC), zinc oxide, gallium oxide, or gallium nitride (column 6, lines 1-3). Regarding to claim 31, Brandt discloses forming an implant mask on the drift layer prior to implantation of the electrically active ions (Fig. 6B, element 19). Regarding to claim 34, Brandt discloses forming a passivation layer on the drift layer and is adjacent a portion of the edge termination region (Fig. 2B, element 7). Regarding to claim 35, Brandt discloses forming a plurality of damage regions in the drift layer beneath the metal contact (Fig. 6B, the implanted regions in the drift layer beneath the metal contact, as said, implantations caused damages to the crystal structure). Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 10-11 are rejected under 35 U.S.C. 103 as being unpatentable over Zhang et al. (U.S. Patent No. 9,318,623), as applied to claims 1 and 9 above. Regarding to claim 10, it is known in the art that implant dose and energy are selected for obtaining desired concentration of impurity and desired depth of the concentration of impurity. Zhang does not specifically disclose a range of dose, however, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to implant the aluminum ions with a dose of l.5E15 cm-2 in order to increase breakdown voltage, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980). Regarding to claim 11, it is known in the art that implant dose and energy are selected for obtaining desired concentration of impurity and desired depth of the concentration of impurity. Zhang does not specifically disclose a range of energy, however, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to implant the aluminum ions at an implant energy of at least about 80 keV in order to increase breakdown voltage, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955). Claims 18-19 are rejected under 35 U.S.C. 103 as being unpatentable over Brandt et al. (U.S. Patent No. 11,094,779), as applied to claims 1 and 17 above. Regarding to claim 18, Brandt is silent about range of the damage. However, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to characterize the damage region by having a therma-wave unit (TWU) value of between about 5000 TWU and 50,000 TWU in order to increase breakdown voltage, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955). Regarding to claim 19, Brandt is silent about range of damage ratio. However, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to configure a ratio of a TWU value for the damage region relative to a TWU value for an un-implanted portion of the drift layer to be between about 50 and 400 in order to increase breakdown voltage, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955). Claims 29-30 are rejected under 35 U.S.C. 103 as being unpatentable over Zhang et al. (U.S. Patent No. 9,318,623), as applied to claims 20 and 28 above. Regarding to claim 29, it is known in the art that implant dose and energy are selected for obtaining desired concentration of impurity and desired depth of the concentration of impurity. Zhang does not specifically disclose a range of dose, however, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to implant the aluminum ions with a dose of l.5E15 cm-2 in order to increase breakdown voltage, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980). Regarding to claim 30, it is known in the art that implant dose and energy are selected for obtaining desired concentration of impurity and desired depth of the concentration of impurity. Zhang does not specifically disclose a range of energy, however, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to implant the aluminum ions at an implant energy of at least about 80 keV in order to increase breakdown voltage, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955). Claims 39-40 are rejected under 35 U.S.C. 103 as being unpatentable over Brandt et al. (U.S. Patent No. 11,094,779), as applied to claim 20 above. Regarding to claim 3, Brandt is silent about range of the damage. However, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to characterize the edge termination region by having a therma-wave unit (TWU) value of between about 5000 TWU and 50,000 TWU in order to increase breakdown voltage, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955). Regarding to claim 19, Brandt is silent about range of damage ratio. However, it would have been obvious to one having ordinary skill in the art at the time the invention was filed to configure a ratio of a TWU value for the edge termination region relative to a TWU value for an un-implanted portion of the drift layer to be between about 50 and 400 in order to increase breakdown voltage, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955). Pertinent Art For the benefits of the Applicant, US-8680587-B2, US-6673662-B2, US-7800196-B2, US-9006748-B2, US-10868122-B2, US-3640811-A, US-9991399-B2, and US-10756200-B2, are cited on the record as being pertinent to significant disclosure through some but not all claimed features of the defined invention. These references disclose the limitations of the independent claims and limitations of some dependent claims, however, fail to disclose “the electrically active ions comprise aluminum ions, wherein the aluminum ions are implanted with a dose of l.5E15 cm-2.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to VU A VU whose telephone number is (571)270-7467. The examiner can normally be reached M-F: 8:00AM - 5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, CHAD M DICKE can be reached at (571) 270-7996. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VU A VU/Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Feb 02, 2024
Application Filed
Jun 10, 2026
Non-Final Rejection mailed — §102, §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685179
SEMICONDUCTOR PACKAGE AND METHOD FOR MARKING A SEMICONDUCTOR PACKAGE
3y 2m to grant Granted Jul 14, 2026
Patent 12685088
FILM FRAME CARRIER FOR A CURVED WAFER STAGE
3y 5m to grant Granted Jul 14, 2026
Patent 12684775
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF THE SEMICONDUCTOR MEMORY DEVICE
3y 2m to grant Granted Jul 14, 2026
Patent 12684691
SELECTIVE TRANSFER OF MICRO DEVICES
1y 12m to grant Granted Jul 14, 2026
Patent 12677615
METHOD FOR PROCESSING DEVICE WAFER
2y 10m to grant Granted Jul 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
92%
Grant Probability
99%
With Interview (+6.6%)
1y 10m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1344 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month