Prosecution Insights
Last updated: October 04, 2026
Application No. 18/437,128

SEMICONDUCTOR PACKAGE STRUCTURE AND BYPRODUCT OF SEMICONDUCTOR COMPONENT

Non-Final OA §103
Filed
Feb 08, 2024
Priority
Dec 15, 2023 — TW 112149092
Examiner
SMITH, SAMUEL JONATHAN
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Panjit International Inc.
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
10m
Est. Remaining
89%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
41 granted / 49 resolved
+15.7% vs TC avg
Moderate +6% lift
Without
With
+5.7%
Interview Lift
resolved cases with interview
Typical timeline
3y 5m
Avg Prosecution
23 currently pending
Career history
66
Total Applications
across all art units

Statute-Specific Performance

§103
60.9%
+20.9% vs TC avg
§102
30.7%
-9.3% vs TC avg
§112
8.1%
-31.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 49 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant's election with traverse of claims 1-6 in the reply filed on 6/30/2026 is acknowledged. The traversal is on the ground(s) that there is not a search burden on Examiner sufficient to require restriction. This is not found persuasive because the invention of claim 7-10 require additional/different structure than those claims in claims 1-6. Specifically, claims 7-10 require elements such as micro-bumps, a thickened metal layer, and a cutting channel, which require searching different classes/subclasses and different search queries. The requirement is still deemed proper and is therefore made FINAL. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-6 is/are rejected under 35 U.S.C. 103 as being unpatentable over Ho (US 20210225662 A1) in view of Chen (US 20210020599 A1). Regarding claim 1, Ho discloses a semiconductor package structure (Fig. 7), comprising a lead frame (comprising 100a and 100b), comprising a supporting part (100a) and a circuit part (100b); a semiconductor component (111) electrically connected to the circuit part (Fig. 7 shows 111 connected to 100b by lead 113), and a molding layer (117) covering the semiconductor component (Shown in Fig. 7). However, Ho does not disclose a nanotwinned metal layer located on the supporting part, the semiconductor component being disposed on the nanotwinned metal layer, the nanotwinned metal layer being located between the supporting part and the semiconductor component, and the molding layer covering the nanotwinned metal layer. On the other hand, Chen discloses a nanotwinned copper layer (Fig. 6 shows a nanotwinned copper layer comprising at least nanotwinned copper layers 411 and 422). It would have been obvious to one of ordinary skill in the art before the time of effective filing of the invention to modify Ho according to the teachings of Chen such that a nanotwinned copper layer would be disposed atop the supporting part of Ho’s lead frame such that the nanotwinned copper layer would be between the support part and the semiconductor component, and the molding layer would cover the nanotwinned copper layer. One would have been motivated to combine Ho and Chen because of the desirable mechanical and electrical properties of using nanotwinned copper as a bonding structure (Chen para. 52 “those skilled in the art to which the present invention pertains can understand that, since nano-twins copper grains on one side grow towards the nano-twins copper grains on the opposite side and merge therewith, the electrical connecting structure formed therefrom can achieve improved mechanical strength, conductivity, stability and reliability”. Regarding claim 2, Ho further discloses the semiconductor component comprising a die (Fig. 7, 111) and a contact (The bonding pad on top of the die, not labeled; para. 19 “Two ends of the conductive wire 113 are connected to the bonding pad on the die 111”), and the contact is formed on an outer surface of the die (Shown in fig. 7). Regarding claim 3, Ho further discloses a lead (Fig. 7, 113), wherein the lead electrically connects the circuit part of the lead frame and the contact of the semiconductor component (Shown). Regarding claim 4, Chen further discloses wherein the nanotwinned metal layer is a nanotwinned copper layer (Para. 54 “first nano-twins copper layer 411… second nano-twins copper layer 422”). Regarding claim 5, Ho further discloses wherein the lead frame is made by copper (Para. 18 “The material of lead frame 100 may be Cu-based alloys such as oxygen free copper, deoxidized copper…”). Regarding claim 6, Ho further discloses wherein the semiconductor package structure is formed by wafer-level packaging (Figs. 1-7 show the device being formed by wafer-level packaging and according a similar process to the manufacturing process shown in Applicant’s figs. 2-7). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SAMUEL J SMITH whose telephone number is (703)756-5706. The examiner can normally be reached M-F 8-5 EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at (571) 272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /S.J.S./Examiner, Art Unit 2817 /MARLON T FLETCHER/Supervisory Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Feb 08, 2024
Application Filed
Aug 19, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12740041
SELECTIVE ETCHING AND DEPOSITION OF MEMORY LAYERS TO PROVIDE CAPACITOR-TO-ACTIVE SILICON ELECTRICAL COUPLING
3y 8m to grant Granted Sep 15, 2026
Patent 12740116
JUNCTION FIELD EFFECT TRANSISTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
2y 11m to grant Granted Sep 15, 2026
Patent 12733338
DISPLAY PANEL, MANUFACTURING METHOD THEREOF, AND DISPLAY APPARATUS
2y 6m to grant Granted Sep 08, 2026
Patent 12733308
Pixel Structure for Electronic Display, and Electronic Device Comprising Such Display
3y 8m to grant Granted Sep 08, 2026
Patent 12733298
DISPLAY DEVICE
2y 5m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
89%
With Interview (+5.7%)
3y 5m (~10m remaining)
Median Time to Grant
Low
PTA Risk
Based on 49 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month