Prosecution Insights
Last updated: May 29, 2026
Application No. 18/533,136

SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF

Non-Final OA §102§103
Filed
Dec 07, 2023
Examiner
DANG, PHUC T
Art Unit
2897
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company Ltd.
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
1732 granted / 1816 resolved
+27.4% vs TC avg
Minimal +1% lift
Without
With
+1.3%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 10m
Avg Prosecution
25 currently pending
Career history
1837
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
86.0%
+46.0% vs TC avg
§102
5.5%
-34.5% vs TC avg
§112
4.5%
-35.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1816 resolved cases

Office Action

§102 §103
DETAILED ACTION 1. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions 2. Applicant’s election without traverse of Group I (claims 1-16) filed on 03/25/2026 and withdrawn Group II (claims 17-20) has been acknowledged and considered. Because Applicants did not distinctly and specifically point out the supposed error in the restriction requirement, the election has been treated as an election without traverse (MPEP 818.03(a)). Applicants have the right to file a divisional application covering the subject matter of the non-elected claims (claims 17-20). Claims 1-20 are currently pending in the application. Oath/Declaration 3. The oath/declaration filed on 12/07/2023 is acceptable. Information Disclosure Statement 4. The office acknowledges receipt of the following items from the applicant: Information Disclosure Statement (IDS) filed on 12/07/2023 and 12/18/2024. Specification 5. The specification is objected to for the following reason: The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed (see MPEP 606.01). A title such as – SEMICONDUCTOR PACKAGE INCLUDING A PACKAGE SUBSTRATE, AN INTEGRATED INTERCONNECT STRUCTURE, AN OPTICAL ENGINE MODULE AND AN INTEGRATED CIRCUITPACKAGE – or is suggested by the applicant. Note that the claims are directed to a semiconductor device instead of a method of making a semiconductor device. The specification needs to be updated. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless -- (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. 6. Claim 1 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by ZENG Z (CN-116893475-A). Regarding claim 1, ZENG Z discloses a semiconductor package, comprising: a package substrate (112) (refers as a substrate (112), see substrate (150), Fig. 1A and para [0033] in Dogiamis et al. (U.S. Publication No. 2022/0399294 A1)); an integrated interconnect structure (916) bonded over the package substrate (112) and comprising an insulation body (920) and a plurality of through vias (922) extending through the insulation body (920); an optical engine module comprising an electronic die (904), a photonic die (912), and a waveguide (926), wherein a portion (926) of the optical engine module is embedded in the integrated interconnect structure (916); and an integrated circuit package (918) bonded over the integrated interconnect structure (916) and electrically coupled to the optical engine module (904 of the optical engine module) (Fig. 9 and English Text). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. 7. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over ZENG Z in view of Wang et al., hereafter “Wang” (U.S. Patent No. 10,162,139 B1). Regarding claim 4, ZENG Z discloses the features of the claimed invention as discussed above, but does not disclose wherein the waveguide comprises an optical dielectric waveguide. Wang, however, discloses wherein the waveguide (122) comprises an optical dielectric waveguide (Fig. 1D and col. 3, lines 19-20). It would have been obvious to one having ordinary skilled in the art before the effective filing date of the claimed invention to modify the teaching of ZENG Z to provide wherein the waveguide comprises an optical dielectric waveguide as taught by Wang for a purpose of improving the transmission efficiency of the waveguide. 8. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over ZENG Z in view of KIM et al., hereafter “KIM” (U.S. Publication No. 2022/0173082 A1). Regarding claim 10, ZENG Z discloses the features of the claimed invention as discussed above, but does not disclose wherein the integrated circuit package comprises a processing die and a memory die bonded over an interposer, and an encapsulating material laterally encapsulating the processing die and the memory die. KIM, however, discloses wherein the integrated circuit package comprises a processing die and a memory die (520, para [0043[) bonded over an interposer (200, para [0035]), and an encapsulating material (530, para [0037]) laterally encapsulating the processing die and the memory die (520) (Fig. 1B and para [0035]-[0051]). It would have been obvious to one having ordinary skilled in the art before the effective filing date of the claimed invention to modify the teaching of ZENG Z to provide wherein the integrated circuit package comprises a processing die and a memory die bonded over an interposer, and an encapsulating material laterally encapsulating the processing die and the memory die as taught by KIM for a purpose of improving the structural coupling between the interposer and package substrate. Allowable Subject Matter 9. The following is a statement of reason for the indication of allowable subject matter: Claims 11-16 would be allowed. Regarding claim 11, ZENG Z (CN-116893475-A) discloses a semiconductor package, comprising: a package substrate (912); an integrated interconnect structure (916) comprising an insulation body (920) and a plurality of through vias (922) extending through the insulation body (920); an optical engine module bonded to the integrated interconnect structure (916) and comprising an electronic die (904), a photonic die (912) and a waveguide (26) (Fig. 9 and English Text). PARK et al. (U.S. Publication No. 2023/0411263 A1) discloses an interconnect device (720, para [0080]) embedded in the integrated interconnect structure (780, para [0127]) (Fig. 16A). ZENG Z and PARK, however, either alone or together in any combination, do not disclose, teach, or otherwise suggest a feature of “an integrated circuit package bonded over the integrated interconnect structure and electrically coupled to the optical engine module through the interconnect device” as cited in the independent claim 11. Claims 12-16 are directly or indirectly depend on the independent claim 11, then, they are also being allowed. Claims 2-3 and 5-9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Cited Prior Arts 10. The prior art made of record and not relied upon is considered pertinent to applicant’s disclosure. Yu et al. (U.S. Publication No. 2023/0244043 A1) discloses an interconnect structure 80 is formed. The respective process is illustrated as process 324 in the process flow 300 as shown in FIG. 27. Interconnect structure 80 includes dielectric layers 82 and Redistribution Lines (RDLs) 84 in dielectric layers 82. RDLs 84 are connected to, and may interconnect, package components 34′, 44, and 46. RDLs 84 may include copper, titanium, nickel, or the like (Fig. 16 and 17 and para [0053]). YU Z (CN-114883202-A1) discloses the package body 2301 is formed, the second photonic interconnect structure 2507 may be mounted to the package substrate 407 using the first external contact element 303 as described above. Once installed, a first bottom filler 409 can be formed between the second photonic interconnect structure 2507 and the package substrate 407 (Fig. 25 and English Text). Conclusion 11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phuc T. Dang whose telephone number is 571-272-1776. The examiner can normally be reached on 8:00 am-5:00 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacob Choi can be reached on 469-295-9060. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PHUC T DANG/Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Dec 07, 2023
Application Filed
May 13, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12641895
OPTOELECTRONIC DEVICE INTEGRATED WITH MULTILAYER THIN-FILM CIRCUITRY
3y 5m to grant Granted May 26, 2026
Patent 12635345
DISPLAY SUBSTRATE INCLUDING AN ANODE COMPRISING A MAIN BODY AND A PROTRUSION PORTION AND A DISPLAY DEVICE HAVING THE SAME
3y 3m to grant Granted May 19, 2026
Patent 12635337
PIXEL CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME
3y 3m to grant Granted May 19, 2026
Patent 12635344
DISPLAY MODULE AND DISPLAY DEVICE
2y 9m to grant Granted May 19, 2026
Patent 12635343
DISPLAY PANEL DISPLAY PANEL FOR REDUCING IMAGE QUALITY DEVIATION, AND ELECTRONIC DEVICE INCLUDING THE SAME
3y 0m to grant Granted May 19, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
97%
With Interview (+1.3%)
1y 10m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1816 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month