Prosecution Insights
Last updated: July 17, 2026
Application No. 18/538,365

DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF

Non-Final OA §102
Filed
Dec 13, 2023
Priority
Jan 19, 2023 — RE 10-2023-0008082
Examiner
FAN, SU JYA
Art Unit
2818
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
1 (Non-Final)
76%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
87%
With Interview

Examiner Intelligence

Grants 76% — above average
76%
Career Allowance Rate
711 granted / 941 resolved
+7.6% vs TC avg
Moderate +11% lift
Without
With
+11.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
40 currently pending
Career history
999
Total Applications
across all art units

Statute-Specific Performance

§101
2.5%
-37.5% vs TC avg
§103
87.2%
+47.2% vs TC avg
§102
6.0%
-34.0% vs TC avg
§112
3.6%
-36.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 941 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. Election/Restrictions Applicant’s election without traverse of Group I, claims 1-16 in the reply filed on 3/23/26 is acknowledged. Claims 17-20 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 3/23/26. Allowable Subject Matter Claims 7, 8 and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1-6 and 10-15 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Lin et al., US Publication No. 2020/0343315. Lin anticipates: 1. A display device comprising (see fig. 12; also see figs. 2 and 11): a substrate (110); a plurality of pixel electrodes (130) which are disposed above the substrate; a first insulating layer (PDS) in which a first opening (e.g. opening in PDS) is defined and which is disposed on a pixel electrode of the plurality of pixel electrodes; an auxiliary electrode (AE) which is disposed on the first insulating layer; an intermediate layer (132) which is disposed on the pixel electrode and includes a light-emitting layer disposed within the first opening; a common electrode (134) which is disposed on the intermediate layer; and a first encapsulating layer (140) which is disposed above the common electrode, wherein an end portion of the common electrode (134) contacts a side surface of the auxiliary electrode (AE) and is electrically connected to the side surface of the auxiliary electrode (AE), and an end portion (e.g. lower end portions disposed in the openings of PDS) of the first encapsulating layer (140) is disposed at the side surface of the auxiliary electrode (AE) and is disposed lower than an upper surface of the auxiliary electrode (AE). See Lin at para. [0001] – [0067], figs. 1-15. 1. A display device comprising (see fig. 15): a substrate (110); a plurality of pixel electrodes (130) which are disposed above the substrate; a first insulating layer (PDS) in which a first opening (e.g. opening in PDS) is defined and which is disposed on a pixel electrode of the plurality of pixel electrodes; an auxiliary electrode (AE) which is disposed on the first insulating layer; an intermediate layer (132) which is disposed on the pixel electrode and includes a light-emitting layer disposed within the first opening; a common electrode (134) which is disposed on the intermediate layer; and a first encapsulating layer (140) which is disposed above the common electrode, wherein an end portion of the common electrode (134) contacts (e.g. through intervening layers) a side surface of the auxiliary electrode (AE) and is electrically connected (e.g. through 620) to the side surface of the auxiliary electrode (AE), and an end portion (e.g. side end portion) of the first encapsulating layer (140) is disposed at the side surface of the auxiliary electrode (AE) and is disposed lower than an upper surface of the auxiliary electrode (AE). See Lin at para. [0001] – [0067], figs. 1-15. 2. The display device of claim 1, further comprising a second encapsulating layer (150) disposed on the first encapsulating layer and the auxiliary electrode, wherein the second encapsulating layer (150) contacts (e.g. through intervening layers) the upper surface of the auxiliary electrode (AE), fig. 12. 3. The display device of claim 2, wherein the second encapsulating layer (150) contacts (e.g. through intervening layers) a corner portion of the upper surface of the auxiliary electrode (AE), fig. 12. 4. The display device of claim 2, further comprising a third encapsulating layer (210) disposed on the second encapsulating layer, wherein at least one of the first encapsulating layer (140) and the second encapsulating layer (150) comprises an inorganic material, and the third encapsulating layer comprises an organic material, para. [0052], [0059]. 5. The display device of claim 2, wherein the first encapsulating layer comprises an inorganic material, and the second encapsulating layer comprises an organic material, para. [0059]. 6. The display device of claim 1, wherein a second opening (e.g. opening between AE) corresponding to the first opening (e.g. opening in PDS) is defined in the auxiliary electrode, and a width of the common electrode (134) disposed within the second opening is greater than a width of the intermediate layer (132) disposed within the second opening, fig. 12, also see figs. 1, 5 and 7. 10. The display device of claim 1, wherein the auxiliary electrode (AE) forms a mesh shape at a display area where the plurality of pixel electrodes is disposed, figs. 1 and 5. 11. A display device comprising (see figs. 12, also see figs. 2 and 15): a substrate (110); a plurality of pixel electrodes (130) which are disposed above the substrate; a first insulating layer (PDS) in which a first opening (e.g. opening in PDS) is defined and which is disposed on a pixel electrode of the plurality of pixel electrodes; an auxiliary electrode (AE) which is disposed on the first insulating layer; an intermediate layer (132) which is disposed on the pixel electrode and includes a light-emitting layer disposed within the first opening; a common electrode (134) which is disposed on the intermediate layer; a first encapsulating layer (140) which is disposed above the common electrode; and a second encapsulating layer (150) disposed on the first encapsulating layer and the auxiliary electrode, wherein an end portion of the common electrode (134) contacts a side surface of the auxiliary electrode (AE) and is electrically connected to the side surface of the auxiliary electrode (AE), and the second encapsulating layer (150) covers the first encapsulating layer (140) and contacts (e.g. through intervening layers) a corner portion of an upper surface of the auxiliary electrode (AE). See Lin at para. [0001] – [0067], figs. 1-15. 12. The display device of claim 11, wherein the second encapsulating layer (150) includes a portion disposed on the upper surface of the auxiliary electrode (AE) and a portion disposed on the first encapsulating layer (140), fig. 12. Regarding claim 13: Lin teaches the limitations as applied to claim 4 above. Regarding claim 14: Lin teaches the limitations as applied to claim 5 above. Regarding claim 15: Lin teaches the limitations as applied to claim 6 above. Claim(s) 1 and 9 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Lin et al., US Publication No. 2020/0343315. In an alternative interpretation- Lin anticipates: 1. A display device comprising (see fig. 12): a substrate (110); a plurality of pixel electrodes (130) which are disposed above the substrate; a first insulating layer (PDS) in which a first opening (e.g. opening in PDS) is defined and which is disposed on a pixel electrode of the plurality of pixel electrodes; an auxiliary electrode (AE) which is disposed on the first insulating layer; an intermediate layer (132) which is disposed on the pixel electrode and includes a light-emitting layer disposed within the first opening; a common electrode (134) which is disposed on the intermediate layer; and a first encapsulating layer (150) which is disposed above the common electrode, wherein an end portion of the common electrode (134) contacts a side surface of the auxiliary electrode (AE) and is electrically connected to the side surface of the auxiliary electrode (AE), and an end portion (e.g. lower end portions disposed in the openings of PDS) of the first encapsulating layer (150) is disposed at the side surface of the auxiliary electrode (AE) and is disposed lower than an upper surface of the auxiliary electrode (AE); further comprising a capping layer (140) disposed between the common electrode (134) and the first encapsulating layer (150). See Lin at para. [0001] – [0067], figs. 1-15. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michele Fan whose telephone number is 571-270-7401. The examiner can normally be reached on M-F from 7:30 am to 4 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jeff Natalini, can be reached on (571) 272-2266. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Michele Fan/ Primary Examiner, Art Unit 2818 20 May 2026
Read full office action

Prosecution Timeline

Dec 13, 2023
Application Filed
May 29, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684906
DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
3y 11m to grant Granted Jul 14, 2026
Patent 12672569
POWER SEMICONDUCTOR MODULE AND POWER CONVERSION DEVICE
3y 5m to grant Granted Jun 30, 2026
Patent 12648207
FIELD PLATE STRUCTURES FOR GAN HIGH VOLTAGE TRANSISTORS
4y 0m to grant Granted Jun 02, 2026
Patent 12642133
HIGH-VOLTAGE FLIP-CHIP SEMICONDUCTOR LIGHT-EMITTING DEVICE
3y 10m to grant Granted May 26, 2026
Patent 12642150
POWER SEMICONDUCTOR PACKAGE SIGNAL CONNECTION COMPONENT AND SEMICONDUCTOR MODULE
3y 2m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
76%
Grant Probability
87%
With Interview (+11.2%)
2y 7m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 941 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month