Prosecution Insights
Last updated: October 22, 2026
Application No. 18/582,288

BACK END LINE OF MEMORY DEVICE

Non-Final OA §112
Filed
Feb 20, 2024
Priority
Aug 01, 2023 — provisional 63/516,887
Examiner
CHI, SUBERR L
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company, Ltd.
OA Round
1 (Non-Final)
85%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
87%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
561 granted / 663 resolved
+16.6% vs TC avg
Minimal +3% lift
Without
With
+2.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
19 currently pending
Career history
693
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
44.5%
+4.5% vs TC avg
§102
24.0%
-16.0% vs TC avg
§112
28.4%
-11.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 663 resolved cases

Office Action

§112
DETAILED ACTION Notice of AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election Claims #16-20 are withdrawn (and canceled) from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on July 8, 2026. Claims #1-15, 21-25 are under examination in the present Office Action. Specifications The title is objected to because a more descriptive title is requested. Drawing Objections The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the “memory device region between the first and second interconnect regions” of claims 1 and 11 and similar limitations in claim 21 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections – 35 U.S.C. § 112(b) The following is a quotation of 35 U.S.C. § 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. Claims 1-15 and 21-25 are rejected under 35 U.S.C. § 112(b) or pre-AIA 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, or for pre-AIA the applicant, regards as the invention. As to claims 1 and 11, it is unclear how a memory device region 233 is between the first 231 and second 232 interconnect regions when the memory device region is wholly formed within the second interconnect region in instant FIG. 2. As to claim 21, it is unclear how a plurality of ferroelectric random access memory cells 233 are between the first plurality of interconnect structures 231 and the second plurality of interconnect structures 232 when the memory device region comprising ferroelectric random access memory cells is wholly formed within the second interconnect region comprising the second plurality of interconnect structures in instant FIG. 2. As to claim 12, there is a lack of antecedent basis for “the plurality of electrical components” because parent claim 11 recites “one or more electrical components” which may have at most one electrical component, thereby leading to a difference in the number of electrical components. No Prior Art Applied The Examiner was unable to find prior art applicable to the claims as presently written. As to broadest claim 21, Wei et al. (U.S. Patent Publication No. 2022/0406916 A1), hereafter “Wei”, teaches in FIG. 1 a first plurality of interconnect structures 102+108a above a substrate 102; a second plurality of interconnect structures 114+112a above the first plurality of interconnect structures. Although ferroelectric switching layer 110 is formed between the first and second plurality of interconnect structures, Wei does not teach a plurality of ferroelectric random access memory cells between the first and second plurality of interconnect structures because 110 is only a ferroelectric switching layer. Similar reasons apply to claims 1 and 15. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SUBERR CHI whose telephone number is (571)270-3955. The examiner can normally be reached 10am to 6pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Sue Purvis can be reached on (571) 272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SUBERR L CHI/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Feb 20, 2024
Application Filed
Sep 29, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772563
SEMICONDUCTOR DEVICE INCLUDING FIRST AND SECOND MIDDLE-VOLTAGE ELEMENTS, DISPLAY DRIVING DEVICE INCLUDING THE SAME, AND METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE
3y 1m to grant Granted Oct 20, 2026
Patent 12764993
High Voltage Transistor Structure
2y 8m to grant Granted Oct 13, 2026
Patent 12757537
DISPLAY DEVICE RELATED TO MICRO-LED AND MANUFACTURING METHOD THEREFOR
4y 3m to grant Granted Oct 06, 2026
Patent 12757396
METHOD FOR MANUFACTURING OXIDE FILM, METHOD FOR MANUFACTURING SEMICONDUCTOR MEMORY DEVICE, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR MEMORY DEVICE
4y 1m to grant Granted Oct 06, 2026
Patent 12751110
SUBSTRATE WITH LOW-REFLECTION SURFACE FILM AND STRUCTURE, AND SEMICONDUCTOR DEVICE
3y 8m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
85%
Grant Probability
87%
With Interview (+2.7%)
2y 9m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 663 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month