Prosecution Insights
Last updated: July 17, 2026
Application No. 18/625,458

DISPLAY DEVICE

Non-Final OA §102
Filed
Apr 03, 2024
Priority
May 09, 2023 — RE 10-2023-0060100
Examiner
CHAMBLISS, ALONZO
Art Unit
Tech Center
Assignee
Samsung Display Co., Ltd.
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
65%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
1068 granted / 1186 resolved
+30.1% vs TC avg
Minimal -25% lift
Without
With
+-24.7%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
23 currently pending
Career history
1208
Total Applications
across all art units

Statute-Specific Performance

§101
3.9%
-36.1% vs TC avg
§103
52.3%
+12.3% vs TC avg
§102
12.8%
-27.2% vs TC avg
§112
9.1%
-30.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1186 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Information Disclosure Statement The information disclosure statement (IDS) submitted on 4/3/2024 and 10/24/2024 were filed after the mailing date of the Non-final rejection on 6/22/2026. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Drawings The formal drawings filed on 4/3/2024 have been approved by the examiner. Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The following title is suggested: “DISPLAY DEVICE WITH A SEPARATOR MOUNTED ON A PIXEL DEFINITION LAYER.” Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim 1 is rejected under 35 U.S.C. 102(a)(1) as being clearly anticipated Kim et al. (US 2013/0248867). With respect to Claims 1, 25, and 26, Kim teaches a plurality of light emitting devices (i.e. OLED) each comprising a first electrode 115, a second electrode 117, and an intermediate layer disposed between the first electrode and the second electrode and comprising a light emitting layer 116. A pixel definition layer 114 comprising a plurality of light emitting openings, each of the plurality of light emitting openings 122 to overlap the light emitting layer 116 of a corresponding one of the plurality of light emitting devices (i.e. OLED). A separator 121 disposed on the pixel definition layer 114 and comprising a plurality of division openings, each of the plurality of division openings to overlap a corresponding one of the plurality of light emitting openings 122. At least one spacer 118 (i.e. organic material made of polyimide) disposed on the pixel definition layer 114, wherein the second electrode 117 of each of the plurality of light emitting devices overlaps a corresponding one of the plurality of division openings and is electrically separated from each other by the separator 121. The at least one spacer 118 overlaps a portion of the separator in a plan view (see paragraphs 67-89; Figs. 1, 2, and 3A-3E). Allowable Subject Matter 8. Claims 2-24, 27 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowance subject matter: none of the prior art of record teaches or suggest the combination of the at least one spacer is disposed between the pixel definition layer and the separator. in claim 2. The at least one spacer is disposed on the separator, and an entire area of the at least one spacer overlaps the separator in a plan view in claim 7 The separator comprises a division mesh line defining the plurality of division openings, the division mesh line comprising a plurality of first lines extending in a first direction and a plurality of second lines extending in a second direction. The separator comprises a plurality of intersecting portions where ones of the plurality of first lines intersect ones of the plurality of second lines in claim 9. A first dummy layer disposed on the separator and spaced apart from the intermediate layer of each of the plurality of light emitting devices, the first dummy layer and the intermediate layer of each of the light emitting devices including a same material. A second dummy layer disposed on the first dummy layer and spaced apart from the second electrode of each of the plurality of light emitting devices. The second dummy layer and the second electrode of each of the plurality of light emitting devices including a same material in claim 27. A plurality of transistors, each of the plurality of transistors is electrically connected to the second electrode of a corresponding one of the plurality of light emitting devices and a plurality of connection wirings. Each of the plurality of connection wirings electrically connecting a corresponding one of the plurality of transistors to the second electrode of a corresponding one of the plurality of light emitting devices. Each of the plurality of connection wirings comprises a light emitting connection part electrically connected to a corresponding second electrode of one of the plurality of light-emitting devices and spaced apart from a corresponding one of the plurality of light emitting openings. A driver connection part electrically connected to a corresponding transistor among the plurality of transistors claim 28. Conclusion 9. Any inquiry concerning the communication or earlier communications from the examiner should be directed to Alonzo Chambliss whose telephone number is (571) 272-1927. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacob Y. Choi can be reached on (469) 295-9060. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system Status information for published applications may be obtained from either Private PMR or Public PMR. Status information for unpublished applications is available through Private PMR only. For more information about the PMR system see hittp://pair-dkect.usptol gov. Should you have questions on access to the Private PMR system contact the Electronic Center (EBC) at 866-217-9197 (toll-free). AC/June 22, 2026 /Alonzo Chambliss/ Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Apr 03, 2024
Application Filed
Jun 25, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685212
SWITCHING DEVICE ELECTRICALLY CONNECTED TO A LEAD FRAME BY A BONDING MATERIAL
3y 1m to grant Granted Jul 14, 2026
Patent 12672292
SEMICONDUCTOR DEVICE INCLUDING A PLURALITY OF DIELECTRIC LAYERS STACKED ON FERROELECTRIC LAYER
4y 1m to grant Granted Jun 30, 2026
Patent 12672553
ELECTRONIC PACKAGE AND MANUFACTURING METHOD THEREOF
2y 11m to grant Granted Jun 30, 2026
Patent 12672435
DISPLAY PANEL
2y 6m to grant Granted Jun 30, 2026
Patent 12666546
CIRCUIT BOARD WITH A PLURALITY OF LAMINATED INSULATING LAYERS HAVING CONDUCTIVE PASTE FILLED VIAS AND MANUFACTURING METHOD THEREOF
3y 7m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
65%
With Interview (-24.7%)
2y 1m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1186 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month