Prosecution Insights
Last updated: August 17, 2026
Application No. 18/647,736

DEEP TRENCH SIDEWALL PASSIVATION USING CONFORMAL PLASMA DOPING AND LOW-TEMPERATURE THERMAL TREATMENTS

Non-Final OA §102§Other
Filed
Apr 26, 2024
Examiner
MENZ, LAURA MARY
Art Unit
Tech Center
Assignee
Applied Materials Inc.
OA Round
1 (Non-Final)
88%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
96%
With Interview

Examiner Intelligence

Grants 88% — above average
88%
Career Allowance Rate
828 granted / 946 resolved
+27.5% vs TC avg
Moderate +9% lift
Without
With
+8.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
37 currently pending
Career history
975
Total Applications
across all art units

Statute-Specific Performance

§101
3.1%
-36.9% vs TC avg
§103
27.4%
-12.6% vs TC avg
§102
40.1%
+0.1% vs TC avg
§112
7.5%
-32.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 946 resolved cases

Office Action

§102 §Other
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Species 1 (correctly identified by the Applicant as corresponding to claims 1-8) in the reply filed on 6/22/26 is acknowledged. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-8 is/are rejected under 35 U.S.C. 102a1 as being anticipated by Wu et al (US 2022/0102397). 1. (original) A method, comprising: providing a main body of a complementary metal oxide semiconductor image sensor (Fig.1 and [0003]); forming a plurality of trenches (Fig.1 (111) and [0014/0017]) in a back side of the main body, each of the plurality of trenches comprising a set of sidewalls and a base extending between the set of sidewalls (Fig.1 (111) and [0017]); performing a plasma treatment [0038] to form a doped layer (Fig.1-2/14 (114) and [0038]) along the base and along each of the set of sidewalls (Fig.1-2/14 (114) and [0038]); performing a thermal treatment to the back side of the main body [0036-thermal treatment is performed when forming the dielectric layer 1302/0041-0042- thermal treatment for dopants]; and forming a dielectric layer (Fig.1-2/13 (112/1302- dielectrics are over 114) and [0043/0036]) over the doped layer (Fig.1-2/13 (114) and [0038]) following the thermal treatment [0036/0042]. 2. (original) The method of claim 1, further comprising forming a high-k dielectric layer (Fig.2/14 (113) and 0043]) over the dielectric layer (Fig.13 (1302) and [0036]). 3. (original) The method of claim 1, wherein the thermal treatment is a dynamic surface annealing process performed at a temperature greater than 600°C and for a time duration between 250 microseconds and 1 millisecond [0042]. 4. (original) The method of claim 1, wherein the thermal treatment is a rapid thermal anneal performed at a temperature between 400°C and 450°C and for a time duration between 30 minutes and 60 minutes [0042]. 5. (original) The method of claim 1, wherein the plasma treatment comprises directing diborane ions into the plurality of trenches [0038]. 6. (original) The method of claim 1, wherein forming the dielectric layer comprises one of: performing a rapid thermal oxidation process, and performing a chemical oxidation process [0043]. 7. (Currently Amended) The method of claim 1, further comprising forming a sacrificial oxide within the plurality of trenches prior to performing the plasma treatment (Fig.13 (1302) and [0036]) . 8. (original) The method of claim 1, further comprising forming a reflective filler within the plurality of trenches after the dielectric layer is formed (Fig.1-2 (116) and [0019- both fill and color filter are silicon dioxide and are reflective]). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Chiang et al (US 2019/0096939); (US 10304886); and Lee et al (US 2018/0301502) teach similar methods regarding backside trenches for CMOS image sensor applications. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LAURA M MENZ whose telephone number is (571)272-1697. The examiner can normally be reached Monday-Friday 7:00-3:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Gauthier can be reached at 571-270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /LAURA M MENZ/Primary Examiner, Art Unit 2813 7/11/26
Read full office action

Prosecution Timeline

Apr 26, 2024
Application Filed
Jul 15, 2026
Non-Final Rejection mailed — §102, §Other (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12706251
SEMICONDUCTOR DEVICE WITH ADVANCED PAD STRUCTURE AND METHOD FOR FORMING SAME
3y 4m to grant Granted Aug 11, 2026
Patent 12708046
SEMICONDUCTOR DEVICE INCLUDING CROSS-DIE BONDING RING AND METHODS FOR FORMING THE SAME
3y 2m to grant Granted Aug 11, 2026
Patent 12702002
DOUBLE-SIDED HEAT DISSIPATION POWER SEMICONDUCTOR MODULE AND METHOD OF MANUFACTURING THE SAME
3y 7m to grant Granted Aug 04, 2026
Patent 12701997
SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR PACKAGE
3y 3m to grant Granted Aug 04, 2026
Patent 12701809
SEMICONDUCTOR PACKAGE INCLUDING MULTIPLE SEMICONDUCTOR CHIPS
2y 11m to grant Granted Aug 04, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
88%
Grant Probability
96%
With Interview (+8.7%)
2y 5m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 946 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month