Prosecution Insights
Last updated: October 01, 2026
Application No. 18/675,122

SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

Non-Final OA §102§103
Filed
May 27, 2024
Priority
Apr 16, 2024 — TW 113114113
Examiner
KIM, SU C
Art Unit
Tech Center
Assignee
United Microelectronics Corp.
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
5m
Est. Remaining
66%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
718 granted / 923 resolved
+17.8% vs TC avg
Minimal -12% lift
Without
With
+-11.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
31 currently pending
Career history
962
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
59.5%
+19.5% vs TC avg
§102
23.8%
-16.2% vs TC avg
§112
6.4%
-33.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 923 resolved cases

Office Action

§102 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-2 & 4-11 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Maekawa (US 20060151840). Regarding claim 1, Maekawa discloses that a method for fabricating semiconductor device, comprising: forming a gate dielectric layer 22 on a substrate 11 (Fig. 3A); forming a gate electrode 23 on the gate dielectric layer 22; forming a first spacer 25 adjacent to the gate electrode 23; forming a lightly doped drain (LDD) 21 in the substrate adjacent to the first spacer 25; forming a second spacer 26 adjacent to the first spacer (Fig. 4D); and removing part of the gate dielectric layer (Fig. 5A). Reclaim 2, Maekawa discloses that forming a gate material layer on the gate dielectric layer (Fig. 3A); and patterning the gate material layer to form the gate electrode (Fig. 3A). Reclaim 4, Maekawa discloses that a sidewall of the gate dielectric layer comprises an inclined sidewall (Fig. 5A). Reclaim 5, Maekawa discloses that a thickness of the gate dielectric layer under the second spacer is equal to a thickness of the gate dielectric layer under the gate electrode (Fig. 5A). Reclaim 6, Maekawa discloses that a width of the LDD 21 is greater than a bottom surface of second spacer 46 (Fig. 5A). Regarding claim 7, Maekawa discloses that a semiconductor device, comprising: a gate dielectric layer 22 on a substrate 11; a gate electrode 23 on the gate dielectric layer 21; a first spacer 25 adjacent to the gate electrode 23; a lightly doped drain (LDD) 21 in the substrate adjacent to the first spacer 25; and a second spacer 46 adjacent to the first spacer 25 and on the gate dielectric layer 22 (Fig. 5A). Reclaim 8, Maekawa discloses that a source/drain region 24 & 21 in the substrate 11 adjacent to two sides of the second spacer 46 (Fig. 5A). Reclaim 9, Maekawa discloses that a sidewall of the gate dielectric layer comprises an inclined sidewall (Fig. 5A). Reclaim 10, Maekawa discloses that a thickness of the gate dielectric layer under the second spacer is equal to a thickness of the gate dielectric layer under the gate electrode (Fig. 5A). Reclaim 11, Maekawa discloses that a width of the LDD 21 is greater than a bottom surface of second spacer 46 (Fig. 5A). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claim(s) 3 is/are rejected under 35 U.S.C. 103 as being unpatentable over Maekawa (US 20060151840) in view of Chang et al. (US 9922881). Reclaim 3, Maekawa fails to teach that forming a source/drain region in the substrate after removing part of the gate dielectric layer. However, Chang suggests that forming a source/drain region in the substrate after removing part of the gate dielectric layer (claim 1). Therefore, it would have been obvious to one of ordinary skill in the art before effective filing date of applicant(s) claimed invention was made to provide Maekawa with forming a source/drain region in the substrate after removing part of the gate dielectric layer as taught by Chang in order to enhance variation of process and also, the claim would have been obvious because a particular know technique was recognized as part of the ordinary capabilities of one skilled in the art. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SU C KIM whose telephone number is (571)272-5972. The examiner can normally be reached M-F 9:00 to 5:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dale Page can be reached at 571-270-7877. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SU C KIM/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

May 27, 2024
Application Filed
Sep 08, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12740198
INK INCLUDING LIGHT-EMITTING ELEMENTS, DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME
5y 0m to grant Granted Sep 15, 2026
Patent 12727511
SEMICONDUCTOR LIGHT EMITTING DEVICE PACKAGE FOR DISPLAY PIXEL AND DISPLAY DEVICE INCLUDING THE SAME
3y 0m to grant Granted Sep 01, 2026
Patent 12727497
MEMORY TILE WITH PROBE PAD ARRANGEMENT AND STACKED MEMORY DEVICE
2y 11m to grant Granted Sep 01, 2026
Patent 12720843
SEMICONDUCTOR DEVICE WITH RECESSED GATE AND METHOD FOR FABRICATING THE SAME
2y 9m to grant Granted Aug 25, 2026
Patent 12713755
LED DISPLAY APPARATUS
3y 0m to grant Granted Aug 18, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
66%
With Interview (-11.8%)
2y 9m (~5m remaining)
Median Time to Grant
Low
PTA Risk
Based on 923 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month