Prosecution Insights
Last updated: July 17, 2026
Application No. 18/712,948

Display Device And Method For Manufacturing Display Device

Non-Final OA §103
Filed
May 23, 2024
Priority
Nov 29, 2021 — JP 2021-193160 +1 more
Examiner
JANG, BO BIN
Art Unit
Tech Center
Assignee
Semiconductor Energy Laboratory Co., Ltd.
OA Round
1 (Non-Final)
88%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
96%
With Interview

Examiner Intelligence

Grants 88% — above average
88%
Career Allowance Rate
541 granted / 613 resolved
+28.3% vs TC avg
Moderate +8% lift
Without
With
+7.6%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
24 currently pending
Career history
629
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
82.0%
+42.0% vs TC avg
§102
10.9%
-29.1% vs TC avg
§112
5.2%
-34.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 613 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Objections Claims 13 and 18 are objected to because of the following informalities: In claim 13, line 3, “an ALD method” should read --an atomic layer deposition (ALD) method--. In claim 18, line 1, “according to-claim 8” should read --according to claim 8--. In claim 18, line 2, “an ALD method” should read --an atomic layer deposition (ALD) method--. Appropriate correction is required. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1-4 are rejected are rejected under 35 U.S.C. 103 as being unpatentable over Kato US 2021/0265432 in view of Isa US 2014/0035456. Regarding claim 1, Kato teaches a display device (e.g., Fig. 21, [130]-[131]; Fig. 1 and the description thereof, of which Fig. 21 is a modified example, are also discussed in rejection, [125]) comprising: a first light-emitting device (e.g., 410G, Fig. 21); a second light-emitting device (e.g., 410R, Fig. 21); and an insulating layer (e.g., portion(s) of the filler layer 113 (not labeled) disposed under 416, Fig. 21; 113, Fig. 1), wherein the first light-emitting device comprises a conductive layer (e.g., 418G, Fig. 21), a first layer (e.g., 417G, Fig. 21) over the conductive layer, and a common electrode (e.g., 416, Fig. 21) over the first layer, wherein the second light-emitting device comprises another conductive layer (e.g., 418R, Fig. 21), a second layer (e.g., 417R, Fig. 21) over the conductive layer, and the common electrode (e.g., 416, Fig. 21) over the second layer, wherein an end portion of the another conductive layer and an end portion of the second layer overlap with each other (e.g., Fig. 21), wherein the insulating layer overlaps with a side surface and part of a top surface of the first layer (e.g., 417G, Fig. 21) and a side surface and part of a top surface of each of the another conductive layer (e.g., 418R, Fig. 21) and the second layer (e.g., 417R, Fig. 21), and wherein the common electrode (e.g., 416, Fig. 21) is over the first layer, the second layer, and the insulating layer (e.g., Fig. 21). Kato does not explicitly teach the conductive layer includes a first conductive layer and a second conductive layer over the first conductive layer; the another conductive layer includes a third conductive layer, a fourth conductive layer over the third conductive layer and a fifth conductive layer over the fourth conductive layer; wherein the fifth conductive layer covers a side surface of the third conductive layer and a top surface and a side surface of the fourth conductive layer; wherein an end portion of the fifth conductive layer and an end portion of the second layer overlap with each other; wherein the insulating layer overlaps with a side surface and part of a top surface of the fifth conductive layer. Kato, however, recognizes that the conductive and another conductive layers 118 (corresponding to 418) may be formed of a stack structure in which a transparent conductive material having excellent hole injection properties such as an oxide of indium and tin (ITO) or an oxide of indium and zinc (IZO) is stacked on a reflective film having high light reflecting properties such as aluminum (e.g., [53]). Isa teaches wherein the first light-emitting device (e.g., G region emitting green color, Fig. 1) comprises a first conductive layer (e.g., 108, Fig. 1, [147]-[148]), a second conductive layer (e.g., 111, [152]-[153]) over the first conductive layer, a first layer (e.g., 112, Fig. 1, [161]-[163]) over the second conductive layer, wherein the second light-emitting device comprises (e.g., R region emitting red color, Fig. 1) comprises a third conductive layer (e.g., 108, Fig. 1, [147]-[148]), a fourth conductive layer (e.g., 109, Fig. 1, [150]-[151]) over the third conductive layer, a fifth conductive layer (e.g., 111, [152]-[153]) over the fourth conductive layer, a second layer (e.g., 112, Fig. 1, [161]-[163]) over the fifth conductive layer, wherein the fifth conductive layer covers a side surface of the third conductive layer and a top surface and a side surface of the fourth conductive layer (e.g., Fig. 1), wherein an end portion of the fifth conductive layer and an end portion of the second layer overlap with each other (e.g., Fig. 1), wherein the insulating layer (e.g., 114, Fig. 1, [70]) overlaps with a side surface and part of a top surface of the fifth conductive layer (e.g., Fig. 1). It would have been obvious to a person of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Kato to include the teachings of Isa for the purpose of reducing reflection of external light and optimizing optical path length, thereby enhancing light extraction efficiency of the display device for example (e.g., Isa, [5], [6], [73]). Regarding claim 2, Kato in view of Isa teaches the display device according to claim 1, wherein each of the second conductive layer, the fourth conductive layer, and the fifth conductive layer comprises an oxide conductive layer (e.g., Isa, [150]-[153]). Regarding claim 3, Kato in view of Isa teaches the display device according to claim 1, wherein a side surface of the insulating layer has a tapered shape (e.g., Isa, Fig. 1). Regarding claim 4, Kato in view of Isa teaches the display device according to claim 1, wherein the insulating layer comprises an organic insulating material (e.g., Kato, 113, [80]). Allowable Subject Matter Claims 5, 6, 9, 11, 12 and 14 are allowed at this time, pending updated search before the Examiner's next response, because the prior art of record neither anticipates nor render obvious the limitation of the base claim 5 that recites “forming a first conductive layer and a second conductive layer; forming a first conductive film over the first conductive layer and the second conductive layer; forming a first film over the first conductive film; forming a first mask film over the first film; processing the first film and the first mask film to form a first layer and a first mask layer over the first conductive film overlapping with the first conductive layer; removing an exposed portion of the first conductive film to form a third conductive layer in a region overlapping with the first conductive layer, the first layer, and the first mask layer; forming a second conductive film over the first mask layer and the second conductive layer; forming a second film over the second conductive film; forming a second mask film over the second film; processing the second film and the second mask film to form a second layer and a second mask layer over the second conductive film overlapping with the second conductive layer; and removing an exposed portion of the second conductive film to form a fourth conductive layer in a region overlapping with the second conductive layer, the second layer, and the second mask layer” in combination with other elements of the base claim 5. Claim 13 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and if amended to overcome the claim objection above. Claims 7, 8, 10, 15-17 and 19 are allowed at this time, pending updated search before the Examiner's next response, because the prior art of record neither anticipates nor render obvious the limitation of the base claim 7 that recites “forming a first conductive layer, a second conductive layer, a third conductive layer over the first conductive layer, and a fourth conductive layer over the second conductive layer; forming a first film over the third conductive layer and the fourth conductive layer; forming a first mask film over the first film; processing the first film and the first mask film to form a first layer and a first mask layer in a region overlapping with the first conductive layer and the third conductive layer; forming a conductive film over the first mask layer and the fourth conductive layer; forming a second film over the conductive film; forming a second mask film over the second film; processing the second film and the second mask film to form a second layer and a second mask layer in a region overlapping with the second conductive layer and the fourth conductive layer; and removing an exposed portion of the conductive film to form a fifth conductive layer in a region overlapping with the second conductive layer, the fourth conductive layer, the second layer, and the second mask layer” in combination with other elements of the base claim 7. Claim 18 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and if amended to overcome the claim objection above. Conclusion The art made of record and not applied to the rejection is considered pertinent to applicant's disclosure. It is cited primarily to show inventions relevant to the examination of the instant invention. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Bo Bin Jang whose telephone number is (571) 270-0271. The examiner can normally be reached on M-F from 9:00 AM to 6:00 PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eva Montalvo can be reached at (571) 270-3829. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://portal.uspto.gov/external/portal. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) OR 571-272-1000. /BO B JANG/Primary Examiner, Art Unit 2818 June 9, 2026
Read full office action

Prosecution Timeline

May 23, 2024
Application Filed
Jun 11, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12677665
SEMICONDUCTOR MEMORY DEVICES AND METHODS OF MANUFACTURING THEREOF
1y 12m to grant Granted Jul 07, 2026
Patent 12648225
DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME
2y 9m to grant Granted Jun 02, 2026
Patent 12648493
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
2y 6m to grant Granted Jun 02, 2026
Patent 12641883
ARRAY SUBSTRATE, PREPARATION METHOD THEREOF, AND DISPLAY DEVICE
2y 10m to grant Granted May 26, 2026
Patent 12641878
STACKED TRANSISTOR WITH NON-ACTIVE REGION
2y 5m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
88%
Grant Probability
96%
With Interview (+7.6%)
2y 1m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 613 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month